


 **NET486**  
**Am486® Microprocessor Demonstration Board**  
*Revision 01*





M1489 Power-on Configuration	
Signal	Configuration (asterisk is default)
CMPST	HI-PCICLK=CPUCLK* LO-PCICLK=1/2CPUCLK
CLEAROK	HI-L2CSJ LO-DRAM PARITY*
PCIPERR	HI-PCI PERR* LO-MEM BUF DIR
MWE	I-5V CPU* LO-3.3V CPU (NOT RECOMMENDED BY ALI)



M1487 Power-on Configuration	
Signal	Configuration (asterisk is default)
XBUSCS	HI-8BIT BOOT FLASH* LO-16BIT BOOT FLASH
ENRTC	HI-ENABLE RTC* LO-DISABLE RTC
IBCST	HI-ENABLE KBD LO-DISABLE KBD*
CMPST	HI-PCICLK=CPUCLK* LO-PCICLK=1/2CPUCLK
CMPGNT	HI-5V CPU* LO-3.3V CPU(NOT RECOMMENDED BY ALI)
IGNNE	HI-NORMAL OPERATION* LO-TEST OPERATION

GW2317 Revision Tracking			
Revision	Sheet	Description	
01	All	Initial Release	


PCI Bus Mapping			
Device	Address	Interrupt	Function
0	AD16	INT1/INTB	NOT USED
1	AD17	INT2/INTC	NOT USED
2	AD18	INT3/INTD	NOT USED
3	AD19	INT0/INTA	NOT USED
4	AD20	INT1/INTB	NOT USED
5	AD21	INT2/INTC	AM97C972/3
6	AD22	INT3/INTD	AM97C978
7	AD23	INT0/INTA	PC/104 PLUS
8	AD24	INT1/INTB	PC/104 PLUS
9	AD25	INT2/INTC	PC/104 PLUS
10	AD26	INT3/INTD	PC/104 PLUS









## EXECUTE-IN-PLACE FLASH CONTROL



## EXECUTE-IN-PLACE FLASH BUFFERING




CPU Address Bit A(22) Used As Flash Bank Select

**EXIP Flash | Execute In Place| Operation:**  
 Makes two banks of 1Mx32 flash appear as one bank of 2Mx32 DRAM |70ns, FPM| to M1489 memory controller  
 Multiply the flash address by four to determine the CPU address |e.g. flash AAAH is accessed at CPU 2AAH|  
 Flash start address moves depending on how much DRAM is installed |e.g. 40Mbytes of dram puts flash start address at 40Mbytes or 30000000h for the first bank of flash and 3400000h for the second bank  
**Programming:**  
 Program the M1489 for 2Mx8 |11/10| dram architecture and "fast" t timings. Address MA8 |CPU A22| is used as a flash bank select when RAS3 is asserted by 1489 memory controller.  
**Limitations:**  
 Must access as 32-bit data  
 Supports burst read or single-beat read  
 Supports single-beat write only. Back-to-back write cycles are not supported  
 Compatible with cas-before-ras refresh cycles only  
 Not accessible from pci bus masters  
 Flash devices are 29F800-55 configured for byte operation

# EXECUTE-IN-PLACE FLASH





TSOP48







# **PC/104 PLUS**


## **PCI INTERFACE**





REFER TO LAYOUT NOTES FOR LOCATION OF PC/104 PLUS MOUNTING HOLES. HOLES ARE NOT PLATED. HOLES ARE 0.125 INCH DIAMETER WITH A 0.250 INCH COMPRESSION RING.



















DEVICE	AM 79C972/873		AM 79C973	
	IN	OUT	IN	OUT
R10	X			X
R7	X			X
R6	X		X	
R31	X		X	
R28		X	X	
R9	X			X
R35		X	X	
R8	X			X
R34		X	X	
R5	X			X
R33		X	X	
R4	X			X
R32		X	X	
R29		X	X	
R30		X	X	
C3	X			X






## LPT TERMINATION






1 2 3 4 5





## **M5042 KEYBOARD CONTROLLER**




# **464 CLOCK GENERATOR**

SSOP28




SOURCE	DESTINATION
CLKPCIO	PC/104 PLUS
	PC/104 PLUS
CLKPCI1	PC/104 PLUS
	PC/104 PLUS
CLKPCI2	M1489
	M1487
CLKPCI3	AM97C978
	AM97C972/973
CLKCPU0	AM486
CLKCPU1	ExIP CONTROL
CLKCPU2	M1489
CLKCPU3	M1487


PCI CLOCK ROUTING ARCHITECTURE. FOR EACH CLOCK, THE DISTANCE FROM THE "IT" TO THE DESTINATION SHOULD BE THE SAME. FOR ALL CLOCKS, THE DISTANCE FROM THE 464 SOURCE TO ANY ONE DESTINATION SHOULD BE THE SAME.




## POWER CONNECTOR AND SWITCH




PIN  
SENSE 2  
SLEEVE 3  
SWITCH CONNECTED FOR  
'UP' TO BE ON AND  
'DOWN' TO BE OFF




## 5V SWITCHING REGULATOR



### 3.3V SWITCHING REGULATOR




## SPEAKER




POWER ON LED




## PUSHBUTTON RESET



SPARE GATES



+ 5V POWER



REFER TO LAYOUT NOTES FOR LOCATION OF BOARD MOUNTING HOLES. HOLES ARE PLATED AND TAGGED INTO THE FRAME GROUP SHIELD. HOLES ARE 0.125 INCH DIAMETER WITH A 0.250 INCH PAD. LOCATE GROUND BRIDGE RESISTOR AT EACH HOLE.

