



COMMODORE SEMICONDUCTOR GROUP
 a division of Commodore Business Machines, Inc.
 950 Rirrenhouse Road, Norristown, PA 19403 • 215/666-7950 • TWX 510-660-4168

HMOS

6510 MICROPROCESSOR WITH I/O

6510 MICROPROCESSOR WITH I/O

DESCRIPTION

The 6510 is a low-cost microprocessor capable of solving a broad range of small-systems and peripheral-control problems at minimum cost to the user.

An 8-bit Bi-Directional I/O Port is located on-chip with the Output Register at Address 0001 and the Data-Direction Register at Address 0000. The I/O Port is bit-by-bit programmable.

The Three-State sixteen-bit Address Bus allows Direct Memory Accessing (DMA) and multi-processor systems sharing a common memory.


The internal processor architecture is identical to the Commodore Semiconductor Group 6502 to provide software compatibility.

FEATURES OF THE 6510 . . .

- 8-Bit Bi-Directional I/O Port
- Single +5 volt supply
- HMOS, silicon gate, depletion load technology
- Eight bit parallel processing
- 56 Instructions
- Decimal and binary arithmetic
- Thirteen addressing modes
- True indexing capability
- Programmable stack pointer
- Variable length stack
- Interrupt capability
- 8 Bit Bi-Directional Data Bus
- Addressable memory range of up to 65K bytes
- Direct memory access capability
- Bus compatible with M6800
- Pipeline architecture
- 1 MHz, 2MHz and 3 MHz operation
- Use with any type or speed memory
- 4 MHz operation availability expected in 1986.

PIN CONFIGURATIONS

$\overline{\phi}_1$ IN	1	40	\overline{RES}	\overline{RES}	1	40	$\overline{\phi}_2$ IN	\overline{RES}	1	40	$\overline{\phi}_2$ OUT
RDY	2	39	$\overline{\phi}_2$ OUT	$\overline{\phi}_1$ IN	2	39	R/W	$\overline{\phi}_2$ IN	2	39	R/W
\overline{IRQ}	3	38	R/W	\overline{IRQ}	3	38	DB ₀	\overline{IRQ}	3	38	DB ₀
NMI	4	37	DB ₀	AEC	4	37	DB ₁	AEC	4	37	DB ₁
AEC	5	36	DB ₁	VCC	5	36	DB ₂	VCC	5	36	DB ₂
VCC	6	35	DB ₂	A ₀	6	35	DB ₃	A ₀	6	35	DB ₃
A ₀	7	34	DB ₃	A ₁	7	34	DB ₄	A ₁	7	34	DB ₄
A ₁	8	33	DB ₄	A ₂	8	33	DB ₅	A ₂	8	33	DB ₅
A ₂	9	32	DB ₅	A ₃	9	32	DB ₆	A ₃	9	32	DB ₆
A ₃	10	31	DB ₆	A ₄	10	31	DB ₇	A ₄	10	31	DB ₇
A ₄	11	30	DB ₇	A ₅	11	30	P ₀	A ₅	11	30	P ₀
A ₅	12	29	P ₀	A ₆	12	29	P ₁	A ₆	12	29	P ₁
A ₆	13	28	P ₁	A ₇	13	28	P ₂	A ₇	13	28	P ₂
A ₇	14	27	P ₂	A ₈	14	27	P ₃	A ₈	14	27	P ₃
A ₈	15	26	P ₃	A ₉	15	26	P ₄	A ₉	15	26	P ₄
A ₉	16	25	P ₄	A ₁₀	16	25	P ₅	A ₁₀	16	25	P ₅
A ₁₀	17	24	P ₅	A ₁₁	17	24	P ₆	A ₁₁	17	24	P ₆
A ₁₁	18	23	A ₁₅	A ₁₂	18	23	P ₇	A ₁₂	18	23	P ₇
A ₁₂	19	22	A ₁₄	A ₁₃	19	22	A ₁₅	A ₁₃	19	22	A ₁₅
A ₁₃	20	21	VSS	VSS	20	21	A ₁₄	VSS	20	21	A ₁₄



6510 BLOCK DIAGRAM

6510 CHARACTERISTICS

MAXIMUM RATINGS

RATING	SYMBOL	VALUE	UNIT
SUPPLY VOLTAGE	V_{CC}	-0.3 to + 7.0	Vdc
INPUT VOLTAGE	V_{in}	-0.3 to + 7.0	Vdc
OPERATING TEMPERATURE	T_A	0 to + 70	C
STORAGE TEMPERATURE	T_{STG}	-55 to + 150	C



This device contains input protection against damage due to high static voltages or electric fields; however, precautions should be taken to avoid application of voltages higher than the maximum rating.

ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0V \pm 5\%$, $V_{SS} = 0$, $T_A = 0^\circ$ to $+ 70^\circ C$)

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT
Input High Voltage $\phi_1, \phi_2(in)$ — 6510-1 $\phi_1, \phi_2(in)$ — 6510, 6510-2 RES. P_0 - P_7 \overline{IRQ} , Data	V_{IH}	$V_{CC} - 0.2$ 2.4 2.0	— — —	$V_{CC} + 1.0V$ — —	Vdc Vdc Vdc
Input Low Voltage $\phi_1(in)$ — 6510, 6510-2 $\phi_1, \phi_2(in)$ — 6510-1 RES. P_0 - P_7 \overline{IRQ} , Data	V_{IL}	— — —	— — —	0.4 0.2 0.8	Vdc Vdc Vdc
Input Leakage Current ($V_{in} = 0$ to 5.25V, $V_{CC} = 5.25V$) Logic $\phi_1, \phi_2(in)$	I_{in}	— —	— —	2.5 100	μA μA
Three State (Off State) Input Current ($V_{in} = 0.4$ to 2.4V, $V_{CC} = 5.25V$) DB $_0$ -DB $_7$, A $_0$ -A $_{15}$, R/W	I_{TSI}	—	—	10	μA
Output High Voltage ($I_{OH} = -100\mu A$ dc, $V_{CC} = 4.75V$) Data, A0-A15, R/W, P_0 - P_7	V_{OH}	2.4	—	—	Vdc
Out Low Voltage ($I_{OL} = 1.6mA$ dc, $V_{CC} = 4.75V$) Data, A0-A15, R/W, P_0 - P_7	V_{OL}	—	—	0.5	Vdc
Power Supply Current	I_{CC}	—	—	130	mA
Capacitance $V_{in} = 0$, $T_A = 25$ C, $f = 1$ MHz) Logic, P_0 - P_7 Data A0-A15, R/W ϕ_1 ϕ_2	C C_{in} C_{out} C_{ϕ_1} C_{ϕ_2}	— — — — —	— — — 30 50	10 15 12 50 80	pF

**6510, 6510-2
Internal Clock Format**



**6510-1
Two Phase Clock Input Format**



**TIMING FOR READING DATA FROM
MEMORY OR PERIPHERALS**

**6510, 6510-2
Internal Clock Format**

**6510-1
Two Phase Clock Input Format**



**TIMING FOR WRITING DATA TO
MEMORY OR PERIPHERALS**

AC CHARACTERISTICS

1 MHz TIMING

2 MHz TIMING

3 MHz TIMING

ELECTRICAL CHARACTERISTICS (VCC = 5V ± 5%, VSS = 0V, TA = 0 - 70 C)
Minimum Clock Frequency = 50 KHz

CLOCK TIMING

CHARACTERISTIC	SYMBOL	1 MHz			2 MHz			3 MHz			
		MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS
Cycle Time	T _{CYC}	1000	—	—	500	—	—	333	—	—	ns
Clock Pulse Width ϕ 1 IN (Measured at VCC-0.2V) ϕ 2 IN	PWH ϕ 1	430	—	—	215	—	—	150	—	—	ns
	PWH ϕ 2	470	—	—	235	—	—	160	—	—	ns
Fall Time, Rise Time ϕ 1 IN, ϕ 2 IN (Measured from 0.2V to VCC-0.2V)	T _F , T _R	—	—	10	—	—	10	—	—	10	ns
Delay Time between Clocks (Measured at 0.2V) 6510-1	T _D	0	—	—	0	—	—	0	—	—	ns
ϕ 1 in Pulse Width (Measured at 1.5V)	PW ϕ 1	460	—	520	240	—	260	170	—	180	ns
ϕ 2 OUT Pulse Width* (Measured at 1.5V)	PW ϕ 2	420	—	510	200	—	250	130	—	170	ns
ϕ 2 OUT Rise, Fall Time (Measured 0.4V to 2.0V)*	T _R , T _F	—	—	25	—	—	25	—	—	25	ns

READING/WRITE TIMING (LOAD=1 TTL)

CHARACTERISTIC	SYMBOL	1 MHz			2 MHz			3 MHz			
		MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS
Read/Write Setup Time from 6510	T _{RWS}	—	100	300	—	100	150	—	100	110	ns
Address Setup Time from 6510	T _{ADS}	—	100	300	—	100	150	—	100	125	ns
Memory Read Access Time	T _{ACC}	—	—	575	—	—	300	—	—	170	ns
Data Stability Time Period	T _{DSU}	100	—	—	60	—	—	40	—	—	ns
Data Hold Time-Read	T _{HR}	10	—	—	10	—	—	10	—	—	ns
Data Hold Time-Write	T _{HW}	10	30	—	10	30	—	10	30	—	ns
Data Setup Time from 6510	T _{MDS}	—	150	200	—	75	100	—	75	90	ns
Address Hold Time	T _{HA}	10	30	—	10	30	—	10	30	—	ns
R/W Hold Time	T _{HRW}	10	30	—	10	30	—	10	30	—	ns
Delay Time, ϕ 2 negative transition to Peripheral Data valid	T _{PDW}	—	—	300	—	—	150	—	—	125	ns
Peripheral Data Setup Time	T _{PDUSU}	300	—	—	150	—	—	100	—	—	ns
Address Enable Setup Time	T _{AES}	—	—	75	—	—	75	—	—	75	ns
Data Enable Setup Time	T _{DES}	—	—	120	—	—	120	—	—	120	ns
Address Disable Hold Time*	T _{AED}	—	—	120	—	—	120	—	—	120	ns
Data Disable Hold Time*	T _{DED}	—	—	130	—	—	130	—	—	130	ns
Peripheral Data Hold Time	T _{PDH}	30	—	—	20	—	—	10	—	—	ns

*Note — 1 TTL Load, CL=30 pF

SIGNAL DESCRIPTION

Clocks (ϕ_1 , ϕ_2)

The 6510 requires either a two phase non-overlapping clock that runs at the Vcc voltage level, or an external control for the internal clock generator.

Address Bus (A_0 - A_{15})

The three state outputs are TTL compatible, capable of driving one standard TTL load and 130 pf.

Data Bus (D_0 - D_7)

Eight pins are used for the data bus. This is a Bi-Directional bus, transferring data to and from the device and peripherals. The outputs are tri-state buffers capable of driving one standard TTL load and 130 pf.

Reset

This input is used to reset or start the microprocessor from a power down condition. During the time that this line is held low, writing to or from the microprocessor is inhibited. When a positive edge is detected on the input, the microprocessor will immediately begin the reset sequence.

After a system initialization time of six clock cycles, the mask interrupt flag will be set and the microprocessor will load the program counter from the memory vector locations FFFC and FFFD. This is the start location for program control.

After Vcc reaches 4.75 volts in a power up routine, reset must be held low for at least two clock cycles. At this time the R/W signal will become valid.

When the reset signal goes high following these two clock cycles, the microprocessor will proceed with the normal reset procedure detailed above.

Interrupt Request (\overline{IRQ})

This TTL level input requests that an interrupt sequence begin within the microprocessor. The microprocessor will complete the current instruction being executed before recognizing the request. At that time, the interrupt mask bit in the Status Code Register will be examined. If the interrupt mask flag is not set, the microprocessor will begin an interrupt sequence. The Program Counter and Processor Status Register are stored in the stack. The microprocessor will then set the interrupt mask flag high so that no further interrupts may occur. At the end of this cycle, the program counter low will be loaded from address FFFE, and program counter high from location FFFF, therefore transferring program control to the memory vector located at these addresses.

Address Enable Control (AEC)

The Address Bus, R/W, and Data Bus are valid only when the Address Enable Control line is high. When low, the Address Bus, R/W and Data Bus are in a high-impedance state. This feature allows easy DMA and multiprocessor systems.

I/O Port (P_0 - P_7)

Eight pins are used for the peripheral port, which can transfer data to or from peripheral devices. The Output Register is located in RAM at Address 0001, and the Data Direction Register is at Address 0000. The outputs are capable at driving one standard TTL load and 130 pf.

Read/Write (R/W)

This signal is generated by the microprocessor to control the direction of data transfers on the Data Bus. This line is high except when the microprocessor is writing to memory or a peripheral device.

ADDRESSING MODES

ACCUMULATOR ADDRESSING — This form of addressing is represented with a one byte instruction, implying an operation on the accumulator.

IMMEDIATE ADDRESSING — In immediate addressing, the operand is contained in the second byte of the instruction, with no further memory addressing required.

ABSOLUTE ADDRESSING — In absolute addressing, the second byte of the instruction specifies the eight low order bits of the effective address while the third byte specifies the eight high order bits. Thus, the absolute addressing mode allows access to the entire 65K bytes of addressable memory.

ZERO PAGE ADDRESSING — The zero page instructions allow for shorter code and execution times by only fetching the second byte of the instruction and assuming a zero high address byte. Careful use of the zero page can result in significant increase in code efficiency.

INDEXED ZERO PAGE ADDRESSING — (X, Y indexing) — This form of addressing is used in conjunction with the index register and is referred to as "Zero Page, X" or "Zero Page, Y." The effective address is calculated by adding the second byte to the contents of the index register. Since this is a form of "Zero Page" addressing, the content of the second byte references a location in page zero. Additionally, due to the "Zero Page" addressing nature of this mode, no carry is added to the high order 8 bits of memory and crossing of page boundaries does not occur.

INDEX ABSOLUTE ADDRESSING — (X, Y indexing) — This form of addressing is used in conjunction with X and Y index register and is referred to as "Absolute, X," and "Absolute, Y." The effective address is formed by adding the contents of X and Y to the address contained in the second and third bytes of the instruction. This mode allows the index register to contain the index or count value and the instruction to contain the base address. This type of indexing allows any location referencing and the index to modify multiple fields resulting in reduced coding and execution time.

IMPLIED ADDRESSING — In the implied addressing mode, the address containing the operand is implicitly stated in the operation code of the instruction.

RELATIVE ADDRESSING — Relative addressing is used only with branch instructions and establishes a destination for the conditional branch.

The second byte of the instruction becomes the operand which is an "Offset" added to the contents of the lower eight bits of the program counter when the counter is set at the next instruction. The range of the offset is — 128 to + 127 bytes from the next instruction.

INDEXED INDIRECT ADDRESSING — In indexed indirect addressing (referred to as [Indirect, X]), the second byte of the instruction is added to the contents of the X index register, discarding the carry. The result of this addition points to a memory location on page zero whose contents is the low order eight bits of the effective address. The next memory location in page zero contains the high order eight bits of the effective address. Both memory locations specifying the high and low order bytes of the effective address must be in page zero.



INDIRECT INDEXED ADDRESSING — In indirect indexed addressing (referred to as [Indirect, Y]), the second byte of the instruction points to a memory location in page zero. The contents of this memory location is added to the contents of the Y index register, the result being the low order eight bits of the effective address. The carry from this addition is added to the contents of the next page zero memory location, the result being the high order eight bits of the effective address.

ABSOLUTE INDIRECT — The second byte of the instruction contains the low order eight bits of a memory location. The high order eight bits of that memory location is contained in the third byte of the instruction. The contents of the fully specified memory location is the low order byte of the effective address. The next memory location contains the high order byte of the effective address which is loaded into the sixteen bits of the program counter.

INSTRUCTION SET — ALPHABETIC SEQUENCE

ADS	Add Memory to Accumulator with Carry	LDA	Load Accumulator with Memory
AND	"AND" Memory with Accumulator	LDX	Load Index X with Memory
ASL	Shift left One Bit (Memory or Accumulator)	LDY	Load Index Y with Memory
BCC	Branch on Carry Clear	LSR	Shift One Bit Right (Memory or Accumulator)
BCS	Branch on Carry Set	NOP	No Operation
BEQ	Branch on Result Zero	ORA	"OR" Memory with Accumulator
BIT	Test Bits in Memory with Accumulator	PHA	Push Accumulator on Stack
BMI	Branch on Result Minus	PHP	Push Processor Status on Stack
BNE	Branch on Result not Zero	PLA	Pull Accumulator from Stack
BPL	Branch on Result Plus	PLP	Pull Processor Status from Stack
BRK	Force Break	ROL	Rotate One Bit Left (Memory or Accumulator)
BVC	Branch on Overflow Clear	ROR	Rotate One Bit Right (Memory or Accumulator)
BVS	Branch on Overflow Set	RTI	Return from Interrupt
CLC	Clear Carry Flag	RTS	Return from Subroutine
CLD	Clear Decimal Mode	SBC	Subtract Memory from Accumulator with Borrow
CLI	Clear Interrupt Disable Bit	SEC	Set Carry Flag
CLV	Clear Overflow Flag	SED	Set Decimal Mode
CMP	Compare Memory and Accumulator	SEI	Set Interrupt Disable Status
CPX	Compare Memory and Index X	STA	Store Accumulator in Memory
CPY	Compare Memory and Index Y	STX	Store Index X in Memory
DEC	Decrement Memory by One	STY	Store Index Y in Memory
DEX	Decrement Index X by One	TAX	Transfer Accumulator to Index X
DEY	Decrement Index Y by One	TAY	Transfer Accumulator to Index Y
EOR	"Exclusive or" Memory with Accumulator	TSX	Transfer Stack Pointer to Index X
INC	Increment Memory by One	TXA	Transfer index X to Accumulator
INX	Increment Index X by One	TXS	Transfer Index X to Stack Register
INY	Increment Index Y by One	TYA	Transfer Index Y to Accumulator
JMP	Jump to New Location		
JSR	Jump to New Location Saving Return Address		

PROGRAMMING MODEL




INSTRUCTION SET—OP CODES, Execution Time, Memory Requirements

INSTRUCTIONS		IMMEDIATE		ABSOLUTE		ZERO PAGE		ACCUM		IMPLIED		IND. X		IND. Y		Z. PAGE, X		ABS. X		ABS. Y		RELATIVE		INDIRECT		Z. PAGE, Y		CONDITION CODES				
MNEMONIC	OPERATION	OP	N	OP	N	OP	N	OP	N	OP	N	OP	N	OP	N	OP	N	OP	N	OP	N	OP	N	OP	N	OP	N	N	Z	O	C	V
A D D	A ← M + C → A	69	2	6D	4	3	65	3	2																							
A N D	A ← M & A	29	2	2D	4	3	25	3	2																							
A S L	C ← 7 0 → 2			0E	6	3	06	5	2	0A	2																					
B B C O	BRANCH ON C = 0	2																														
B B C S	BRANCH ON C = 1	2																														
B B C V	BRANCH ON V = 1	4																														
B B I V	A ← M			2C	4	3	24	3	2																							
B B M =	BRANCH ON M = 1	3																														
B B N E	BRANCH ON Z = 0	2																														
B B P L	BRANCH ON L = 0	2																														
B B R V	BRANCH ON V = 0	2																														
B B V S	BRANCH ON V = 1	2																														
C O L C	Z → C	2																														
C O L D	Z → D	2																														
C O L E	Z → E	2																														
C O L H	Z → H	2																														
C O M P	A ← M	69	2	6C	4	3	65	3	2																							
C O P X	X ← M	6D	2	6E	4	3	64	3	2																							
C O P Y	Y ← M	6E	2	6F	4	3	64	3	2																							
D E X	M ← M + 1			6E	6	3	66	5	2																							
D E Y	Y ← Y + 1																															
D E X	X ← X + 1																															
D E Y	Y ← Y + 1																															
E N C	M ← M + M	49	2	4D	4	3	45	3	2																							
E N C	M ← M + M			EE	6	3	E6	5	2																							
E N X	X ← X + 1																															
E N Y	Y ← Y + 1																															
J M P	JUMP TO NEW LOC			4C	3	3																										
J S R	JUMP SUB			20	6	3																										
J O A	M ← A	49	2	4D	4	3	45	3	2																							

INSTRUCTIONS		IMMEDIATE		ABSOLUTE		ZERO PAGE		ACCUM		IMPLIED		IND. X		IND. Y		Z. PAGE, X		ABS. X		ABS. Y		RELATIVE		INDIRECT		Z. PAGE, Y		CONDITION CODES				
MNEMONIC	OPERATION	OP	N	OP	N	OP	N	OP	N	OP	N	OP	N	OP	N	OP	N	OP	N	OP	N	OP	N	OP	N	OP	N	N	Z	O	C	V
L D X	M → X	A2	2	AE	4	3	A6	3	2																							
L D Y	M → Y	A0	2	A7	4	3	A4	3	2																							
V C P	NO OPERATION			4E	6	3	46	5	2	4A	2																					
C R A	A ← M → A	69	2	6D	4	3	65	3	2																							
P H A	Z → M ₀																															
P H P	P → M ₀																															
P L A	S ← 1 → S																															
P L P	S ← 1 → S																															
R O L	C ← 7 0 → C			2E	6	3	2E	5	2	2A	2																					
R O R	C ← 7 0 → C			FE	6	3	FE	5	2	5A	2																					
R T I	RTRN INT																															
R T S	RTRN SUB																															
S B C	A ← M - C → A	E9	2	ED	4	3	E5	3	2																							
S E C	1 → C																															
S E D	1 → D																															
S E E	1 → E																															
S E H	1 → H																															
S E Y	A → M			8C	4	3	85	3	2																							
S T X	X → M			8E	4	3	86	3	2																							
S T Y	Y → M			8C	4	3	84	3	2																							
T A X	A → X																															
T A Y	A → Y																															
T S X	S → X																															
T X A	X → A																															
T X S	X → S																															
T Y A	Y → A																															

Note: Commodore Semiconductor Group cannot assume liability for the use of undefined OP Codes



6510 MEMORY MAP

APPLICATIONS NOTES

Locating the Output Register at the internal I/O Port in Page Zero enhances the powerful Zero Page Addressing instructions of the 6510.

By assigning the I/O Pins as inputs (using the Data Direction Register) the user has the ability to change the contents of address 0001 (the Output Register) using peripheral devices. The ability to change these contents using peripheral inputs, together with Zero Page Indirect Addressing instructions, allows novel and versatile programming techniques not possible earlier.

COMMODORE SEMICONDUCTOR GROUP reserves the right to make changes to any products herein to improve reliability, function or design. COMMODORE SEMICONDUCTOR GROUP does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.