IBM PowerPC® 750CL Microprocessor Revision Level DD2.X

Datasheet

Preliminary

Version 2.1

September 30, 2006

The following are trademarks of International Business Machines Corporation in the United States, or other countries, or both.

IBM	IBM Logo
PowerPC	PowerPC Logo
PowerPC 750	PowerPC Architecture

IEEE is a registered trademark in the United States, owned by the Institute of Electrical and Electronics Engineers.

Other company, product and service names may be trademarks or service marks of others.

All information contained in this document is subject to change without notice. The products described in this document are NOT intended for use in applications such as implantation, life support, or other hazardous uses where malfunction could result in death, bodily injury, or catastrophic property damage. The information contained in this document does not affect or change IBM product specifications or warranties. Nothing in this document shall operate as an express or implied license or indemnity under the intellectual property rights of IBM or third parties. All information contained in this document was obtained in specific environments, and is presented as an illustration. The results obtained in other operating environments may vary.

While the information contained herein is believed to be accurate, such information is preliminary, and should not be relied upon for accuracy or completeness, and no representations or warranties of accuracy or completeness are made.

Note: This document contains information on products in the sampling and/or initial production phases of development. This information is subject to change without notice. Verify with your IBM field applications engineer that you have the latest version of this document before finalizing a design.

Some of the information provided herein pertains to third party vendors and their products and services. You are directed to contact such vendors with all questions pertaining to their respective products or services, as well as any requests for product or service updates. You are solely responsible for the selection of any vendors, including their products and services. The vendors identified herein are not agents or representatives of IBM and are not authorized to make commitments, warranties or representations on behalf of IBM. IBM makes no commitments, warranties or representations with regard to the vendors, their respective product or services, or the compatibility of such products or services with any of IBM's product or services.

The information contained in this document is provided on an “AS IS” basis and no warranties of any kind, including but not limited to the implied warranties of merchantability and fitness for a particular purpose, are provided. In no event will IBM be liable to you or to any third parties for any damages arising directly or indirectly from any use of the information contained in this document.

IBM Microelectronics Systems and Technology Group
2070 Route 52, Bldg. 330
Hopewell Junction, NY 12533-6351

The IBM home page can be found at **ibm.com**

The IBM Microelectronics home page can be found at **ibm.com**/chips

750cl_ds_title.fm.
September 30, 2006

Table of Contents

List of Figures

List of Tables

1. General Information

The IBM PowerPC 750CL RISC Microprocessor is a 32-bit implementation of the IBM PowerPC family. This document contains pertinent physical and electrical characteristics of the IBM PowerPC 750CL RISC Microprocessor Revision DD2.X Single Chip Module (SCM). The PowerPC 750CL Microprocessor is also referred to as the 750CL throughout this document.

1.1 Features

This section summarizes the features of the 750CL implementation of the PowerPC Architecture™. Major features of the 750CL include the following:

- Branch processing unit
  - Fetches four instructions per clock
  - Processes one branch per cycle and can resolve two speculations
  - Executes single speculative stream during fetch of another speculative stream
  - Has 512-entry Branch History Table (BHT) for dynamic prediction
- Dispatch unit
  - Has full hardware detection of dependencies which are resolved in the execution units
  - Dispatches two instructions to six independent units (system, branch, load/store, fixed-point unit 1, fixed-point unit 2, or floating-point)
  - Has serialization control (predispatch, postdispatch, execution, serialization)
- Decode
  - Register file access
  - Forwarding control
  - Partial instruction decode
- Load/store unit
  - Has single-cycle load or store cache access (byte, half-word, word, double-word)
  - Has effective address generation
  - Allows hits under misses (one outstanding miss)
  - Has single-cycle misaligned access within double word boundary
  - Has alignment, zero padding, sign extend for integer register file
  - Converts floating-point internal format (using alignment, normalization, and quantization)
  - Sequences for load/store multiples and string operations
  - Has store gathering
  - Has cache and TLB instructions
  - Supports big and little-endian byte addressing
  - Supports misaligned little-endian in hardware
- Fixed-point units
  - Fixed-Point Unit 1 (FXU1); multiply, divide, shift, rotate, arithmetic, logical

    - Fixed-Point Unit 2 (FXU2); shift, rotate, arithmetic, logical
    - Single-cycle arithmetic, shift, rotate, logical
    - Multiply and divide support (multi-cycle)
    - Early out multiply
- Floating-point unit
    - Support for IEEE-754 standard single- and double-precision floating-point arithmetic
    - 3-cycle latency, 1-cycle throughput, single-precision multiply-add
    - 3-cycle latency, 1-cycle throughput, double-precision add
    - 4-cycle latency, 2-cycle throughput, double-precision multiply-add
    - Hardware support for divide
    - Hardware support for denormalized numbers
    - Time deterministic non-IEEE mode
    - Support for paired single floating point arithmetic
    - Data quantization support
- System unit
    - Executes CR logical instructions and miscellaneous system instructions
    - Has special register transfer instructions
- Level 1 (L1) cache structure
    - 32K, 32-byte line, 8-way set associative instruction cache
    - 32K, 32-byte line, 8-way set associative data cache
    - Optional local memory partition
    - Single-cycle cache access
    - Pseudo-LRU replacement
    - Copy-back or write-through data cache (on a page per page basis)
    - Supports PowerPC memory coherency modes
    - Non-blocking instruction and data cache (supports hits under one outstanding miss)
    - No snooping of instruction cache
- Memory management unit
    - 128 entry, 2-way set associative instruction TLB
    - 128 entry, 2-way set associative data TLB
    - Hardware reload for TLBs
    - 8 instruction BAT's and 8 data BATs
    - Virtual memory support for up to 4 exabytes (2^{52}) virtual memory
    - Real memory support for up to 4 gigabytes (2^{32}) of physical memory
- Level 2 (L2) cache
    - 256KB, 64-byte line, 2-way set associative on-chip cache memory
    - Internal L2 cache controller with 2K-entry tag array

- Copy-back or write-through data cache (on a page basis, or for all L2)
- 64-byte cache line organized as two 32-byte sectors
- L2 frequency at core speed
- Selectable 32B, 64B, or 128B L2 cache loads
- Error Correction Code (ECC) protection on cache array

- Bus interface
  - Is compatible with 60X processor interface
  - Has a 32-bit address bus
  - Has a 64-bit data bus (also supports 32-bit data bus mode)
  - Supports bus-to-core frequency multipliers of 2x, 2.5x, 3x, 3.5x, 4x, 4.5x, 5x, 5.5x, 6x, 6.5x, 7x, 7.5x, 8x, 8.5x, 9x, 9.5x, and 10x
  - Has DMA support for local memory load/store
  - Bus transaction pipeline depth of 2, 3, or 4 transactions (selectable)
- Write Gather Pipe
  - 128 byte circular queue
  - 32 byte transfers
  - Independent read and write ports
- Testability
  - LSSD scan design
  - JTAG interface.

1.2 Processor Version Register

The 750CL has the following Processor Version Register (PVR) values for the respective design revision levels.

Table 1-1. 750CL Processor Version Register (PVR)

750CL Design Revision Level	PVR
DD2.0	0x000872r0
Note: r = reserved nibble; reserved bits can be either '0' or '1', and should be masked in application software.	

1.3 Part Number Information



Process Technology	G = 10KE
Design Revision Level	E = dd2.0
Package Type	Q = Lead-Reduced FCPBGA (flip chip plastic ball grid array)
Nominal core frequency	Minimum core frequency in MHz at the specified Application Conditions 90 = 900 MHz 80 = 800 MHz 73 = 733 MHz 60 = 600 MHz 50 = 500 MHz 40 = 400 MHz
Application Conditions	2: Vdd=1.15V +/-50mV, OVdd =1.15V +/-50mV or 1.8V +/- 5%. Tj = 0 to 105C 3:
Reliability Grade	4 = Commercial Grade

2. Overview

The IBM PowerPC 750CL RISC Microprocessor, also called the 750CL, is targeted for high-performance, low-power systems using a 60X bus. The 750CL also includes an internal 256kB L2 cache with on-board Error Correction Circuitry (ECC).

2.1 Block Diagram

Figure 2-1. PowerPC *750CL Microprocessor Block Diagram*



2.2 General Parameters

Table 2-1. 750CL General Parameters

Item	Description	Notes
Technology	90nm copper Silicon-On-Insulator (SOI) technology Low-K dielectric 8 layer metal wirings CMOS 10ke	
Die Size	15.92 sq. mm (3.99x3.99mm)	
Logic design	Fully static	
Package	278-pin Plastic Ball Grid Array (FC-PBGA) 21 × 21 mm (1.0-mm pitch) 0.6-mm ball size	
Core power supply	1.15 V Nominal	
I/O power supply	1.15 V Nominal or 1.8 V Nominal	

3. Electrical and Thermal Characteristics

This section provides AC and DC electrical specifications and thermal characteristics for the 750CL.

3.1 DC Electrical Characteristics

The tables in this section describe the DC electrical characteristics for the 750CL

Table 3-1. Absolute Maximum Ratings

Characteristic	Symbol	1.15V	1.8V	Units	Notes
Core supply voltage	V_{DD}	-0.3 to 1.4	-0.3 to 1.4	V	3,4
PLL supply voltage	AV_{DD}	-0.3 to 1.4	-0.3 to 1.4	V	3,4,5
60x bus supply voltage	OV_{DD}	-0.3 to 1.4	-0.3 to 2.0	V	3,4
Input voltage	V_{IN}	-0.3 to 1.4	-0.3 to 2.0	V	2
Storage temperature range	T_{STG}	JEDEC J-STD-033		C	

Notes:

1. Functional and tested operating conditions are given in *Table 3-2* Recommended Operating Conditions. Absolute maximum ratings are stress ratings only, and functional operation and the maximums is not guaranteed. Stresses beyond those listed above may affect device reliability or cause permanent damage to the device.
2. Caution: Transient V_{IN} overshoots of up to OV_{DD} + 0.8 V, with a maximum of 2.6 V for 1.8 V operation, and undershoots down to GND – 0.8 V, are allowed for up to 5 ns.
3. Caution: OV_{DD} must not exceed V_{DD}/AV_{DD} by more than 1.8 V continuously. OV_{DD} may exceed V_{DD}/AV_{DD} by up to 2.0 V for up to 20 ms during power-on or power-off. OV_{DD} must not exceed V_{DD}/AV_{DD} by more than 2.0 V for any amount of time.
4. Caution: V_{DD}/AV_{DD} must not exceed OV_{DD} by more than 1.0 V continuously. V_{DD}/AV_{DD} may exceed OV_{DD} by up to 1.4 V for up to 20 ms during power-on or power-off. V_{DD}/AV_{DD} must not exceed OV_{DD} by more than 1.4 V for any amount of time.
5. Caution: AV_{DD} must not exceed V_{DD} by more than 0.5 V at any time.

Table 3-2. Recommended Operating Conditions

Characteristic	Symbol	Value	Unit	Notes
Core supply voltage	V_{DD}	1.15 ± .05	V	
60X bus I/O supply voltage (1.15 V)	OV_{DD}	1.15 ± .05	V	
60X bus I/O supply voltage (1.8 V)	OV_{DD}	1.8 ± 5%	V	
PLL supply voltage[2]	AV_{DD}	1.15 ± .05	V	
Input voltage	V_{IN}	GND to OV_{DD}	V	
Die-junction temperature	T_J	0 to 105	°C	

Notes:

1. ESD Specifications:
   Human body model +/- 500V
   Machine model +/- 200V
2. Please consult section 5.3 for AVdd noise filtering requirements.

Table 3-3. Package Thermal Characteristics

Characteristic	Symbol	Value	Unit
FC-PBGA package thermal resistance, junction-to-case thermal resistance (typical)	θ_{JC}	2	°C/W
FC-PBGA package thermal resistance, junction-to-lead thermal resistance (typical)	θ_{JB}	13	°C/W

Note: θ_{JC} is the internal resistance from the junction to the back of the die. A heat sink customized to the end user application and ambient operating environment is required to ensure the die junction temperature is maintained within the limits defined in *Table 3-2* on page 15.

Note: Thermal resistance values are based on modeling only.

Table 3-4. DC Electrical Specifications

See *Table 3-2* on page 15 for recommended operating conditions.

Characteristic	Symbol	Min.	Max.	Unit	Notes
Input high voltage	$V_{IH\ (1.15\ V)}$	0.75	—	V	
	$V_{IH\ (1.8\ V)}$	1.20	—	V	
Input low voltage	$V_{IL\ (1.15\ V)}$	—	0.40	V	
	$V_{IL\ (1.8\ V)}$	—	0.60	V	
Input leakage current, V_{IN} = applies to all OV_{DD} levels	I_{IN}	—	10	µA	
Hi-Z (off state) leakage current, V_{IN} = applies to all OV_{DD} levels	I_{TSI}	—	10	µA	
Output high voltage, I_{OH} = -4 mA	$V_{OH\ (1.15\ V)}$	0.90	—	V	
Output high voltage, I_{OH} = -4 mA	$V_{OH\ (1.8\ V)}$	1.30	—	V	
Output low voltage, I_{OL} = 4 mA	$V_{OL\ (1.15\ V)}$	—	0.30	V	
Output low voltage, I_{OL} = 4 mA	$V_{OL\ (1.8\ V)}$	—	0.40	V	
Capacitance, V_{IN} = 0 V, f = 1 MHz	C_{IN}	—	5	pF	1
SYSCLK Input High Voltage	$V_{IH\ (1.15\ V)}$	0.8	—	V	
	$V_{IH\ (1.8\ V)}$	1.20	—	V	
SYSCLK Input Low Voltage	$V_{IL\ (1.15\ V)}$	—	0.30	V	
	$V_{IL\ (1.8\ V)}$	—	0.30	V	

Notes:
1. Capacitance values are guaranteed by design and characterization, and are not tested.

Table 3-5. Power Consumption
See *Table 3-2* on page 15 for recommended operating conditions.

Mode	T_j	T_c	Processor Frequency	Unit	Notes
			700 MHz		
Maximum Power	95°C	90°C	5.5	W	1
Maximum Power	90°C	TBD	5.2	W	1
Maximum Power	85°C	TBD	4.8	W	1
Nap/Sleep Typical Power	55°C	TBD	1.6	W	2

Notes:
1. These values apply for all valid 60× buses. The values do not include I/O supply power (OV_{DD}) or PLL supply power (AV_{DD}). OV_{DD} power is system dependent, but is typically less than 2% of V_{DD} power.
2. Maximum power is measured at the indicated V_{DD} and T_J using parts with worst-case process parameters and running RC5-72. RC5-72 runs hotter than typical production code, but it is possible to design code that runs even hotter than RC5-72. See *PowerPC* 750CL *Power Dissipation* Application Note for more information.
3. Typical power is an estimate of the average value modeled in a system executing typical applications with V_{DD} and typical process parameters. Note that typical power cannot be used in the design of the power supply or cooling system.

3.2 AC Electrical Characteristics

This section provides the AC electrical characteristics for the 750CL. After fabrication, parts are sorted by maximum processor core frequency as shown in *Section 3.3, Clock Specifications,* on page 18, and tested for conformance to the AC specifications for that frequency. The processor core frequency is determined by the bus (SYSCLK) frequency and the settings of the PLL configuration (PLL_CFG[0:4]) signals.

3.3 Clock Specifications

Table 3-6 provides the clock AC timing specifications as defined in *Figure 3-1*.

Table 3-6. Clock AC Timing Specifications
See *Table 3-2* on page 15 for recommended operating conditions.[1, 3, 5]

Figure 3-1 Timing Reference	Characteristic	Value		Unit	Notes
		Min.	Max.		
	Processor frequency	400	900	MHz	
	SYSCLK frequency	50	240	MHz	
2, 3	SYSCLK slew rate	2.50	10.0	V/ns	2
4	SYSCLK duty cycle measured at 0.60 V	25	75	%	
	SYSCLK cycle-to-cycle jitter	—	150	ps	4
	Internal PLL relock time	—	100	µs	4
	Internal PLL reset time	10	—	µs	5

Notes:
1. **Caution:** The SYSCLK frequency and the PLL_CFG[0:4] settings must be chosen such that the resulting SYSCLK (bus) frequency, CPU (core) frequency, and PLL frequency do not exceed their respective maximum or minimum operating frequencies. Refer to the PLL_CFG[0:4] signal description in *Table 5-1, 750CL Microprocessor PLL Configuration*, on page 36 for valid PLL_CFG[0:4] settings.
2. Slew rate for the SYSCLK inputs is measured from 0.4 to 0.75 V.
3. Timing is guaranteed by design and characterization, and is not tested.
4. Relock timing is guaranteed by design and characterization, and is not tested. PLL-relock time is the maximum amount of time required for PLL lock after a stable V_{DD} and SYSCLK are reached during the power-on reset sequence. This specification also applies when the PLL has been disabled and subsequently re-enabled during sleep mode. Also note that hard reset (HRESET) must be held asserted for a minimum of 255 bus clocks after the PLL-relock time during the power-on reset sequence.
5. During power-up or if the frequency of SYSCLK is changed during hardware reset (HRESET), then the PLL must be reset to lock onto the new frequency.

Figure 3-1. SYSCLK Input Timing Diagram



3.4 Spread Spectrum Clock Generator

3.4.1 Design Considerations

When designing with the Spread Spectrum Clock Generator (SSCG), there are a number of design issues that must be taken into account.

SSCG creates a controlled amount of long-term jitter. In order for a receiving PLL in the 750CL to operate in this environment, it must be able to accurately track the SSCG clock jitter.

The accuracy to which the 750CL PLL can track the SSCG clock is referred to as tracking skew. When performing system timing analysis, the tracking skew must be added or subtracted to the I/O timing specifications because the tracking skew appears as a static phase error between the internal PLL and the SSCG clock.

To minimize the impact on I/O timings, the following SSCG configuration is recommended:

- Down spread mode, less than or equal to 1% of the maximum frequency.
- A modulation frequency of 32 kHz or less.
- Linear sweep modulation or “Hershey’s Kiss” (as in a Lexmark[1] profile) modulation profile as shown in *Figure 3-2*.

In this configuration, the tracking skew is less than 100 ps.

Figure 3-2. Linear Sweep Modulation Profile



1. See patent 5,631,920.

3.5 60x Bus Input AC Specifications

Table 3-7 provides the 60x bus AC timing specifications defined in *Figure 3-4* and *Figure 3-5* on page 22.

Table 3-7. 60x Bus Input AC Timing Specifications
See *Table 3-2* on page 15 for operating conditions.[1, 4, 5]

Figure 3-4 and 3-5 Timing Reference	Characteristic	1.15 V Mode		1.8 V Mode		Unit	Notes
		Min.	Max.	Min.	Max.		
10a	Input setup: SYSCLK to all inputs valid	1.15	—	1.1	—	ns	8
10c	Mode select input setup to HRESET, TLBI-SYNC, QACK, and DRTRY	8	—	8	—	SYSCLK cycles	2
11a	Input hold: SYSCLK to inputs invalid	—	350	—	400	ps	
11c	HRESET to mode select input hold TLBI-SYNC., QACK, and DRTRY	0	—	0	—	SYSCLK cycles	3
V_M	Measurement reference voltage for inputs					—	
V_{IL-AC}	AC timing reference levels	—	0.2	—	TBD	V	6
V_{IH-AC}		OVdd-0.2	—	TBD	—		
Slew Rate	Reference input slew rate	0.8	—	TBD	—	V/ns	7

Notes:
1. Input specifications are measured from the midpoint voltage (V_M) of the signal in question to the V_M of the rising edge of the input SYSCLK. Timings are measured at the pin (see *Figure 3-4* on page 21).
2. t_{SYSCLK} is the period of the external clock (SYSCLK) in nanoseconds (ns). The numbers given in the table must be multiplied by the period of SYSCLK to compute the actual time duration (in ns) of the parameter in question.
3. This specification is for configuration mode select only. Also note that the HRESET must be held asserted for a *minimum of 255 bus clocks* after the PLL relock time during the power-on reset sequence.
4. All values are guaranteed by design, and are not tested.
5. Refer to *Section 3.5.1* on page 20 and *Figure 3-3* on page 21 for input setup timing definitions.
6. Input reference signal levels used to establish the timings defined in this table.
7. Input slew rate refers to the slew rate between Vih-AC and Vil-AC timing reference levels.
8. INT#, SMI#, MCP#, and CHKSTP_IN# must remain asserted until recognised by the processor.

3.5.1 Input Setup Timing

The information in this subsection is provided to clarify the criteria used to establish the timings in *Table 3-7*. The DC Electrical Specifications shown in *Table 3-6* on page 18 are not altered by this clarification. The valid input signal levels remain V_{IH} and V_{IL}.

The input setup times shown as 10a in *Table 3-7* specify the required time from the input signal crossing V_M to the rising edge of SYSCLK crossing V_M.

For the timings in *Table 3-7* to be valid, the falling edge of the input signal shown in *Table 3-7* is assumed to transition through V_M and cross V_{IL-AC} at the slew rate specified in *Table 3-7*. Input signals that do not reach the V_{IL-AC} boundary, or slew from V_M to V_{IL-AC} more slowly than specified, will result in longer input setup times.

In the same way, on the rising edge, the input signal must continue past V_M and cross the V_{IH-AC} boundary within the specified minimum slew rate. Input signals that do not reach the V_{IH-AC} boundary within the slew rate specified will result in longer input setup times.

Figure 3-4 provides the input timing diagram for the 750CL.

Figure 3-3. Input Timing Definition



Figure 3-4. Input Timing Diagram



V_M = Midpoint Voltage (OV_{DD}/2)

Note: The minimum slew rate specified in *Table 3-7* on page 20 is required to achieve the input timings specified. See *Section 3.5.1, Input Setup Timing,* on page 20 and *Figure 3-3* for additional information.

Figure 3-5 provides the mode select input timing diagram for the 750CL.

Figure 3-5. Mode Select Input Timing Diagram



3.6 60x Bus Output AC Specifications

Table 3-8 provides the 60× bus output AC timing specifications for the 750CL as defined in *Figure 3-7* on page 25.

Table 3-8. 60x Bus Output AC Timing Specifications
See *Table 3-2* on page 15 for operating conditions.[1, 4, 6]

Figure 3-7 Timing Reference	Characteristic	1.15 V Mode		1.8 V Mode		Unit	Notes
		Min.	Max.	Min.	Max.		
12	SYSCLK to Output Driven (Output Enable Time)	200	—	TBD	—	ps	
13	SYSCLK to Output Valid	—	2.6	—	2.6	ns	5
14	SYSCLK to Output Invalid (Output Hold)	500	–	400	–	ps	
15	SYSCLK to Output High Impedance (all signals except address retry [ARTRY], address bus busy [ABB], and data bus busy [DBB])	—	2.8	—	TBD	ns	
16	SYSCLK to ABB and DBB high impedance after precharge	—	1.0	—	1.0	t_{SYSCLK}	2
17	SYSCLK to ARTRY high impedance before precharge	—	2.7	—	TBD	ps	
18	SYSCLK to ARTRY precharge enable	(0.2 x tsysclk) + 0.2	—	TBD	—	ps	3
19	Maximum delay to ARTRY precharge	—	1.0	—	1.0	t_{SYSCLK}	2, 3
20	SYSCLK to ARTRY high impedance after precharge	—	2.0	—	2.0	t_{SYSCLK}	2, 3

Notes:

1. All output specifications are measured from the V_M of the rising edge of SYSCLK to the midpoint of the output signal in question using a test load as shown in *Figure 3-6* on page 24. Both input and output timings are measured at the pin. Timings are determined by design.
2. t_{SYSCLK} is the period of the external bus clock (SYSCLK) in nanoseconds (ns). The numbers given in the table must be multiplied by the period of SYSCLK to compute the actual time duration of the parameter in question.
3. Nominal precharge width for ARTRY is 1.0 t_{SYSCLK}.
4. Guaranteed by design and characterization, and not tested.
5. Output Valid timing increases as the V_{DD} is reduced. These values assume a V_{DD} minimum of 1.21 V.
6. See *Figure 3-6* on page 24 and *Figure 3-7* on page 25 for output loading and timing definitions.

Figure 3-6. Output Valid Timing Definition



Output Transition defined between SYSCLK at V_M and the respective transition level.

Note: The timing definition is valid using the termination model shown here with timings referenced to the respective pin of the specified output driver.

Figure 3-7. Output Timing Diagram for 750CL



Note: SYSCLK V_M as defined in *Section 3.3, Clock Specifications*, on page 18.
Output V_M as defined in *Figure 3-6, Output Valid Timing Definition*, on page 24.

3.6.1 IEEE 1149.1 AC Timing Specifications

Table 3-9 provides the IEEE 1149.1 (JTAG) AC timing specifications. The five JTAG signals are: test data input (TDI), test data output (TDO), test mode select (TMS), test clock (TCK), and test reset ($\overline{\text{TRST}}$).

Table 3-9. JTAG AC Timing Specifications (Independent of SYSCLK)
See *Table 3-2* on page 15 for operating conditions.

Num	Characteristic	Min.	Max.	Unit	Notes
	TCK frequency of operation	0	25	MHz	
1	TCK cycle time	40	—	ns	
2	TCK clock pulse width measured at +0.55V	15	—	ns	
3	TCK rise and fall times	0	2	ns	4
4	Specification obsolete, intentionally omitted	—	—	—	
5	$\overline{\text{TRST}}$ assert time	25	—	ns	1
6	Boundary-scan input data setup time	0	—	ns	2
7	Boundary-scan input data hold time	13	—	ns	2
8	TCK to output data valid	—	8	ns	3, 5
9	TCK to output high impedance	3	19	ns	3, 4
10	TMS, TDI data setup time	0	—	ns	
11	TMS, TDI data hold time	15	—	ns	
12	TCK to TDO data valid	2.5	12	ns	5
13	TCK to TDO high impedance	3	9	ns	4
14	TCK to output data invalid (output hold)	0	—	ns	

Notes:
1. $\overline{\text{TRST}}$ is an asynchronous level sensitive signal. Guaranteed by design.
2. Non-JTAG signal input timing with respect to TCK.
3. Non-JTAG signal output timing with respect to TCK.
4. Guaranteed by characterization and not tested.
5. Minimum specification guaranteed by characterization and not tested.

Figure 3-8 provides the JTAG clock input timing diagram.

Figure 3-8. JTAG Clock Input Timing Diagram



Figure 3-9 provides the $\overline{\text{TRST}}$ timing diagram.

Figure 3-9. $\overline{\text{TRST}}$ Timing Diagram



Figure 3-10 provides the boundary-scan timing diagram.

Figure 3-10. Boundary-Scan Timing Diagram



Figure 3-11 provides the test access port timing diagram.

Figure 3-11. Test Access Port Timing Diagram



4. Dimensions and Signal Assignments

IBM offers a plastic ball grid array (FC-PBGA) that supports 292 balls for the 750CL package. This is a signal and power compatible footprint to the PowerPC 750GX RISC Microprocessor module. The 750CL pinout, power dissipation, timing, and signal definitions are not 100% identical to the 750GX. See *PowerPC* 750CL *DD1.2 Differences from 750GX Application Note* for details.

4.1 Package

4.1.1 Overview

FC-PBGA packages are suited for applications requiring much higher I/O counts and better electrical performance than that offered by EPBGA and HPBGA packages. They are recommended for applications having medium electrical performance and power dissipation requirements.

4.1.2 Features

- Low dielectric-constant organic build-up substrate
- Flip chip die attach; BGA second-level interconnect
- Two-layer core
- JEDEC-compliant packages

4.2 Mechanical Specifications

Figure 4-1. Package Drawing (Bottom and Side View)



Figure 4-2. Package Drawing (Top View)



Notes:

1 The terminal A1 corner must be identified on the top surface of the package by using a corner chamfer, ink, laser or metallized markings, indentation, or other feature of package body. a distinguishing feature is allowable on the bottom surface of the package to identify the terminal A1 corner.
2 Package conforms to JEDEC Design standard MS-034.

4.3 Microprocessor Ball Placement

Figure 4-3. PowerPC 750CL Microprocessor Ball Placement

	A	B	C	D	E	F	G	H	J	K	L	M	N	P	R	T	U	V	W	Y
20	A6	A8	A3	A2	A0	DH31	DH25	DH26	NB	DH22	DH19	DH18	DH16	DH15	DH14	NB	DH9	DH10	DH4	DH2
19	A13	GND	A5	A4	A1	DH29	NB	DH28	DH23	DH24	DH21	DH20	NB	DH17	DH11	DH8	DH6	DH5	GND	DH3
18	A11	A10		**OVDD**	GND		**OVDD**	GND		VDD	VDD		GND	**OVDD**		GND	**OVDD**		DH0	PLL_CFG0
17	A12	TT1	**OVDD**		A9		DH30	DH27		GND	GND		DH12	DH13		DH1		**OVDD**	PLL_CFG1	PLL_CFG2
16	A14	A15	GND	NB	A7		GND	**OVDD**		**OVDD**	**OVDD**		**OVDD**	GND		DH7	PLL_CFG3	GND	SYSCLK	**EFUSE**
15	TT3	$\overline{\text{TS}}$				VDD									VDD				$\overline{\text{SYSCLK}}$	**AVDD**
14	TSIZ0	TT2	**OVDD**	TT0	GND		**OVDD**			GND	GND			**OVDD**		GND	NB	**OVDD**	PLL_CFG4	**AGND**
13	NB	TT4	GND	NB	VDD		GND	GND	VDD	VDD	VDD	VDD	GND	GND		VDD	$\overline{\text{LSSD\_MODE}}$	GND	L2_TSTCLK	L1_TSTCLK
12	$\overline{\text{TA}}$	TSIZ1				VDD		GND	GND			GND	GND		VDD				$\overline{\text{MCP}}$	$\overline{\text{CKSTP\_OUT}}$
11	$\overline{\text{TBST}}$	TSIZ2	VDD	GND	**OVDD**	GND				VDD	VDD				GND	**OVDD**	GND	VDD	$\overline{\text{TLBISYNC}}$	$\overline{\text{HRESET}}$
10	NB	A16	VDD	GND	**OVDD**	GND				GND	GND				GND	**OVDD**	GND	VDD	$\overline{\text{SMI}}$	$\overline{\text{CKSTP\_IN}}$
9	A18	A17				VDD		GND	VDD			VDD	GND		VDD				BVSEL	$\overline{\text{INT}}$
8	$\overline{\text{AACK}}$	NB	GND	A21	VDD		GND	GND	VDD	VDD	VDD	VDD	GND	GND		VDD	$\overline{\text{QREQ}}$	GND	NB	$\overline{\text{QACK}}$
7	A20	A19	**OVDD**	A24	GND		**OVDD**			GND	GND			**OVDD**		GND	$\overline{\text{DBB}}$	**OVDD**	$\overline{\text{ARTRY}}$	$\overline{\text{SRESET}}$
6	$\overline{\text{DBWO}}$	A23				VDD			THRMD2			THRMD1			VDD				$\overline{\text{TEA}}$	$\overline{\text{ABB}}$
5	A22	A26	GND	A25	A31		GND	**OVDD**		**OVDD**	**OVDD**		**OVDD**	GND		CLK_OUT	$\overline{\text{WT}}$	GND	TDO	$\overline{\text{DBG}}$
4	A28	A27	**OVDD**		DL3		NB	DL13		GND	GND		DL23	DL26		$\overline{\text{CI}}$		**OVDD**	$\overline{\text{BG}}$	NB
3	A29	A30		**OVDD**	GND		**OVDD**	GND		VDD	VDD		GND	**OVDD**		GND	**OVDD**		$\overline{\text{DRTRY}}$	BR
2	DL0	GND	DL2	DL6	DL5	DL11	DL10	DL12	DL16	DL15	DL19	DL20	DL22	DL27	DL28	TCK	DL30	TDI	GND	KVDD
1	DL1	NB	DL4	DL8	DL7	DL9	DL14	NB	DL18	DL17	DL21	NB	DL24	DL25	DL29	DL31	$\overline{\text{TRST}}$	TMS	$\overline{\text{GBL}}$	KGND

Note: This view is looking down from above the 750CL placed and soldered on the system board.
NB: There is no ball in this position.
blank: There is no ball in this position.
NC: No connect - do not connect to this ball.

4.4 Pinout Listings

Table 4-1 contains the pinout listing for the 750CL FCPBGA package.

Table 4-1. Pinout Listing for the FC-PBGA Package

Signal Name	Pin Number	Active	Input/Output	Notes
A[0:31]	E20, E19, D20, C20, D19, C19, A20, E16, B20, E17, B18, A18, A17, A19, A16, B16, B10, B9, A9, B7, A7, D8, A5, B6, D7, D5, B5, B4, A4, A3, B3, E5.	High	Input/Output	
$\overline{\text{AACK}}$	A8	Low	Input	
$\overline{\text{ABB}}$	Y6	Low	Input/Output	
AGND	Y14	—	—	
$\overline{\text{ARTRY}}$	W7	Low	Input/Output	
AV_{DD}	Y15	—	—	
$\overline{\text{BG}}$	W4	Low	Input	
$\overline{\text{BR}}$	Y3	Low	Output	
BVSEL	W9	—	Input	3
$\overline{\text{CKSTP\_OUT}}$	Y12	Low	Output	
$\overline{\text{CI}}$	T4	Low	Output	
$\overline{\text{CKSTP\_IN}}$	Y10	Low	Input	
CLK_OUT	T5		Output	
$\overline{\text{DBB}}$	U7	Low	Output	
$\overline{\text{DBG}}$	Y5	Low	Input	
$\overline{\text{DBWO}}$	A6	Low	Input	
DH[0:31]	W18, T17, Y20, Y19, W20, V19, U19, T16, T19, U20, V20, R19, N17, P17, R20, P20, N20, P19, M20, L20, M19, L19, K20, J19, K19, G20, H20, H17, H19, F19, G17, F20	High	Input/Output	
DL[0:31]	A2, A1, C2, E4, C1, E2, D2, E1, D1, F1, G2, F2, H2, H4, G1, K2, J2, K1, J1, L2, M2, L1, N2, N4, N1, P1, P4, P2, R2, R1, U2, T1	High	Input/Output	
$\overline{\text{DRTRY}}$	W3	Low	Input	
EFUSE	Y16	N/A	Input	8
$\overline{\text{GBL}}$	W1	Low	Input/Output	

Notes:

1. These are test signals for factory use only and must be pulled up to OV_{DD} for normal machine operation.
2. OV_{DD} inputs supply power to the input/output drivers and V_{DD} inputs supply power to the processor core.
3. BVSEL low selects single-ended clock input on SYSCLK. BVSEL high selects differential clock input on SYSCLK and $\overline{\text{SYSCLK}}$.
4. TCK must be tied high or low for normal machine operation.
5. No connect. Do not connect a net to this ball.
6. SYSCLK# is a differential clock input used with $\overline{\text{SYSCLK}}$. When using a single-ended clock, ground SYSCLK#.
7. Must be connected to OVdd during normal operation.
8. Must be connected to GND during normal operation.
9. Kelvin V_{DD} and GND for voltage regulator sensing.
10. On DD1.x this signal must be pulled up to OVdd for normal operation. On DD2.x, this signal selects the I/O operating voltage such that a pull down to GND selects 1.8V and a pull up to OVdd selects 1.15V.

Table 4-1. Pinout Listing for the FC-PBGA Package (Continued)

Signal Name	Pin Number	Active	Input/Output	Notes
GND	B2, B19, C5, C8, C13, C16, D10, D11, E3, E7, E14, E18, F10, F11, G5, G8, G13, G16, H3, H8, H9, H12, H13, H18, J12, K4, K7, K10, K14, K17, L4, L7, L10, L14, L17, M12, N3, N8, N9, N12, N13, N18, P5, P8. P13, P16, R10, R11, T3, T7, T14, T18, U10, U11, V5, V8, V13,V16, W2, W19,	—	—	
$\overline{\text{HRESET}}$	Y11	Low	Input	
$\overline{\text{INT}}$	Y9	Low	Input	
KGND	Y1	—	—	9
KV_{DD}	Y2	—	—	9
L1_TSTCLK	Y13	High	Input	8
L2_TSTCLK	W13	High	Input	10
$\overline{\text{LSSD\_MODE}}$	U13	Low	Input	1
$\overline{\text{MCP}}$	W12	Low	Input	
NB	U14, Y4, D16, D13, A13, B8, T20, N19, J20, G19, B1, G4, H1, M1, A10, W8	—	—	5
OV_{DD}	C4, C7, C14, C17, D3, D18, E10, E11, G3, G7, G14, G18, H5, H16, K5, K16, L5, L16, N5, N16, P3, P7, P14, P18, T10, T11, U3, U18, V4, V7, V14, V17	—	—	2
PLL_CFG[0:4]	Y18, W17, Y17, U16, W14	High	Input	
$\overline{\text{QACK}}$	Y8	Low	Input	
$\overline{\text{QREQ}}$	U8	Low	Output	
$\overline{\text{SMI}}$	W10	Low	Input	
$\overline{\text{SRESET}}$	Y7	Low	Input	
SYSCLK	W16	High	Input	6
$\overline{\text{SYSCLK}}$	W15	Low	Input	6
$\overline{\text{TA}}$	A12	Low	Input	
$\overline{\text{TBST}}$	A11	Low	Input/Output	
TCK	T2	High	Input	4
TDI	V2	High	Input	
TDO	W5	High	Output	
$\overline{\text{TEA}}$	W6	Low	Input	

Notes:

1. These are test signals for factory use only and must be pulled up to OV_{DD} for normal machine operation.
2. OV_{DD} inputs supply power to the input/output drivers and V_{DD} inputs supply power to the processor core.
3. BVSEL low selects single-ended clock input on SYSCLK. BVSEL high selects differential clock input on SYSCLK and $\overline{\text{SYSCLK}}$.
4. TCK must be tied high or low for normal machine operation.
5. No connect. Do not connect a net to this ball.
6. SYSCLK# is a differential clock input used with $\overline{\text{SYSCLK}}$. When using a single-ended clock, ground SYSCLK#.
7. Must be connected to OVdd during normal operation.
8. Must be connected to GND during normal operation.
9. Kelvin V_{DD} and GND for voltage regulator sensing.
10. On DD1.x this signal must be pulled up to OVdd for normal operation. On DD2.x, this signal selects the I/O operating voltage such that a pull down to GND selects 1.8V and a pull up to OVdd selects 1.15V.

Table 4-1. Pinout Listing for the FC-PBGA Package (Continued)

Signal Name	Pin Number	Active	Input/Output	Notes
THRMD1	M6	See *Section 5.6*		
THRMD2	J6			
$\overline{\text{TLBISYNC}}$	W11	Low	Input	
TMS	V1	High	Input	
$\overline{\text{TRST}}$	U1	Low	Input	
$\overline{\text{TS}}$	B15	Low	Input/Output	
TSIZ[0:2]	A14, B12, B11	High	Output	
TT[0:4]	D14, B17, B14, A15, B13	High	Input/Output	
V_{DD}	C10, C11, E8, E13, F6, F9, F12, F15, J8, J9, J13, K3, K8, K11, K13, K18, L3, L8, L11, L13, L18, M8, M9, M13, R6, R9, R12, R15, T8, T13, V10, V11	—	—	2
$\overline{\text{WT}}$	U5	Low	Output	

Notes:

1. These are test signals for factory use only and must be pulled up to OV_{DD} for normal machine operation.
2. OV_{DD} inputs supply power to the input/output drivers and V_{DD} inputs supply power to the processor core.
3. BVSEL low selects single-ended clock input on SYSCLK. BVSEL high selects differential clock input on SYSCLK and $\overline{\text{SYSCLK}}$.
4. TCK must be tied high or low for normal machine operation.
5. No connect. Do not connect a net to this ball.
6. SYSCLK# is a differential clock input used with $\overline{\text{SYSCLK}}$. When using a single-ended clock, ground SYSCLK#.
7. Must be connected to OVdd during normal operation.
8. Must be connected to GND during normal operation.
9. Kelvin V_{DD} and GND for voltage regulator sensing.
10. On DD1.x this signal must be pulled up to OVdd for normal operation. On DD2.x, this signal selects the I/O operating voltage such that a pull down to GND selects 1.8V and a pull up to OVdd selects 1.15V.

5. System Design Information

This section provides electrical and thermal design recommendations for successful applications on the 750CL.

5.1 Reference Clock Selection

PowerPC 750CL Microprocessor supports either a single-ended or differential clock inputs. The reference clock is selected with the pin BVSEL. BVSEL set to GND selects a single-ended reference clock. BVSEL set to OV_{DD} selects differential clock inputs.

For single-ended clock operation, the reference clock should be applied to pin SYSCLK. The pin $\overline{\text{SYSCLK}}$ should be tied to GND.

For differential clock operation, the differential reference clocks should be applied to pin SYSCLK and $\overline{\text{SYSCLK}}$. The recommended board terminations are either:

1. 50ohms impedance to GND on pin SYSCLK and 50 ohms impedance to GND on pin $\overline{\text{SYSCLK}}$. or
2. 100 ohms impedance between pins SYSCLK and $\overline{\text{SYSCLK}}$.

5.2 PLL Configuration

Table 5-1 shows the PLL configuration for the 750CL for nominal frequencies.

Table 5-1. 750CL Microprocessor PLL Configuration

PLL_CFG [0:4]		Processor to Bus Frequency Ratio (PTBFR)
Binary	Decimal	
00100	4	2×
00101	5	2.5×
00110	6	3×
00111	7	3.5×
01000	8	4×
01001	9	4.5×
01010	10	5×
01011	11	5.5×
01100	12	6×
01101	13	6.5×
01110	14	7×
01111	15	7.5×

Notes:
1. The SYSCLK frequency equals the core frequency divided by the processor-to-bus frequency ratio (PTBFR).
2. In clock-off mode, no clocking occurs inside the 750CL regardless of the SYSCLK input.
3. In PLL-bypass mode, the SYSCLK input signal clocks the internal processor directly, the PLL is disabled, and the bus mode is set for 1:1 mode operation. This mode is intended for factory use only.
   The AC timing specifications given in the document do not apply in PLL-bypass mode.

Table 5-1. 750CL Microprocessor PLL Configuration (Continued)

PLL_CFG [0:4]		Processor to Bus Frequency Ratio (PTBFR)
Binary	Decimal	
10000	16	8×
10001	17	8.5×
10010	18	9×
10011	19	9.5×
10100	20	10×

Notes:

1. The SYSCLK frequency equals the core frequency divided by the processor-to-bus frequency ratio (PTBFR).
2. In clock-off mode, no clocking occurs inside the 750CL regardless of the SYSCLK input.
3. In PLL-bypass mode, the SYSCLK input signal clocks the internal processor directly, the PLL is disabled, and the bus mode is set for 1:1 mode operation. This mode is intended for factory use only.
   The AC timing specifications given in the document do not apply in PLL-bypass mode.

5.3 PLL Power Supply Filtering

The 750CL microprocessor has an AV_{DD} signal which provides power to the clock generation PLL.

To ensure stability of the internal clock, the power supplied to the AV_{DD} input signals should be filtered using a circuit similar to the one shown in *Figure 5-1* on page 38. The circuit should be placed as close as possible to the AV_{DD} pin to ensure it filters out as much noise as possible.

Figure 5-1. PLL Power Supply Filter Circuit



Item	Description/Value
Resistor	2 Ω
C1	0.1 µF Ceramic
C2	10.0 µF Ceramic
Ferrite Bead	30 Ω (typical) - Murata BLM21P300S or similar

Notes:
1. Connected to ground without a filter.

5.4 Decoupling Recommendations

Capacitor decoupling is required for the 750CL. Decoupling capacitors act to reduce high-frequency chip switching noise and provide localized bulk charge storage to reduce major power-surge effects. Guidelines for high-frequency noise decoupling will be provided in a separate application note. Bulk decoupling requires a more complete understanding of the system and system power architecture, which is beyond the scope of this document.

High-frequency decoupling capacitors should be located as close as possible to the processor with low lead inductance to the ground and voltage planes.

Decoupling capacitors are recommended on the back of the card, directly opposite the module. The recommended placement and number of decoupling capacitors, 34 V_{DD}-GND capacitors and 44 OV_{DD}-GND capacitors, are described in *Figure 5-2* on page 40. The recommended decoupling capacitor specifications are provided in *Table 5-2*. The placement and usage described here are guidelines for decoupling capacitors and should be applied for system designs.

Table 5-2. Recommended Decoupling Capacitor Specifications

Item	Description
Decoupling capacitor specifications:	Type X5R or Y5V 10 V minimum 0402 size 40 × 20 mils, nominally 1.0 mm × 0.5 mm ±0.1 mm on both dimensions
	100 nF
Recommended minimum number of decoupling capacitors on the back of the card:	34 V_{DD}-GND capacitors 44 OV_{DD}-GND capacitors

Note: The decoupling capacitor electrodes are located directly opposite their corresponding BGA pins where possible. Also, each electrode for each decoupling capacitor needs to be connected to one or more BGA pins (balls) with a short electrical path. Thus, through-vias adjacent to the decoupling capacitors are recommended.

The card designer can expand on the decoupling capacitor recommendations by doing the following:

- Adding additional decoupling capacitors.
  If using additional decoupling capacitors, verify that these additional capacitors do not reduce the number of card vias or cause the vias to lose proximity to each capacitor electrode.
- Adding additional through-vias or blind-vias.
  Card technologies are available that will reduce the inductance between the decoupling capacitor and the BGA pin (ball). Replacing single vias with multiple vias is certainly approved. Place GND vias close to V_{DD} or OV_{DD} vias to reduce loop inductance.

Figure 5-2 on page 40 shows the mapping of Power, Ground, and Signal pin assignments, and recommended layout of decoupling capacitors under application conditions. In test mode, pins C11 and G8 can be used as Kelvin probes, in which case the pins should be disconnected from card GND and V_{DD}. Capacitors should not be connected to the Kelvin pins during Kelvin probe voltage measurements.

Figure 5-2. Orientation and Layout of the 750CL Decoupling Capacitors



For more information, see the *PowerPC 750FX Power Supply Layout and Bypassing Application Note,* which also applies to the PowerPC 750CL.

5.5 Connection Recommendations

To ensure reliable operation, it is highly recommended to connect unused inputs to an appropriate signal level. Unused active low inputs should be tied to OV_{DD}. Unused active high inputs should be connected to GND. All no-connect (NC) signals must remain unconnected.

Power and ground connections must be made to all external V_{DD}, OV_{DD}, AV_{DD}, and GND pins of the 750CL.

5.6 Die Temperature Monitor

PowerPC 750CL Microprocessor features and on-board temperature sensing diode for determining the chip junction temperature, T_j. A schematic of the thermal diode is shown in *Figure 5-3*. The thermal diode is placed within the die circuitry in proximity of the hottest area on the die. It's terminals are then connected to pins THRMD1 and THRMD2.



Figure 5-3. Thermal Diode Schematic

The procedure for monitoring temperature involves forcing a 100mA current through the diode and measuring the resultant voltage. The measured voltage can then be used to interpolate the junction temperature using two reference voltage/temperature data points that are pre-set at the factory. The reference points are stored in the 750CL Thermal Diode Calibration Registers, TDCL and TDCH. TDCL contains the diode voltage from forcing 100mA through the diode at a low temperature (both voltage and temperature included in the register). TDCH contains the diode voltage from forcing 100mA through the diode at a high temperature (also included in the register). Please consult the 750CL User's Manual for the specific format of the registers. The graph of *Figure 5-4* illustrates the procedure for determining the chip junction temperature based on the user's voltage measurement and the reference points provided in the calibration registers.



Figure 5-4. Interpolating Chip Junction Temperature Using Thermal Calibration Registers and User Voltage Measurement

5.7 Output Buffer DC Impedance

The 750CL 60x drivers were characterized over various process, voltage, and temperature conditions. To measure driver impedance, an external resistor is connected to the chip pad, either to OV_{DD} or GND. Then the value of such resistor is varied until the pad voltage is $OV_{DD}/2$ (see *Figure 5-5*).

The output impedance is actually the average of two resistances: the resistance of the pull-up and the resistance of pull-down devices. When Data is held high, SW1 is closed (SW2 is open), and R_N is trimmed until Pad = $OV_{DD}/2$; R_N then becomes the resistance of the pull-up devices. When Data is held low, SW2 is closed (SW1 is open), and R_P is trimmed until Pad = $OV_{DD}/2$; R_P then becomes the resistance of the pull-down devices. With a properly designed driver, R_P and R_N are close to each other in value; then driver impedance equals $(R_P + R_N)/2$.

Figure 5-5. Driver Impedance Measurement



Table 5-3 summarizes the driver impedance characteristics a designer uses to design a typical process.

Table 5-3. Driver Impedance Characteristics

Process	60× Impedance (Ω)	OV_{DD} (V)	T (^{o}C)
Worst	37	1.15	65
Typical	42	1.15	65
Best	50	1.15	65
Worst	35	1.8	65
Typical	42	1.8	65
Best	50	1.8	65

5.7.1 Input/Output Usage

Table 5-4, Input/Output Usage, on page 45 provides details on the input/output usage of the 750CL signals. The *Usage Group* column refers to the general functional category of the signal.

In the 750CL, certain input/output signals have pullups and pulldowns, which may or may not be enabled. In *Table 5-4,* the “Input/Output with Internal Pullup Resistors” column defines which signals have these pullups or pulldowns and their active or inactive state. The “Level Protect” column defines which signals have the designated function added to their Input/Output cell. For more about level protection, see *Section 5.10.1* on page 57.

Table 5-4. Input/Output Usage

750CL Signal Name	Active Level	Input/ Output	Usage Group	Input/Output with Internal Pullup Resistors	Level Protect	Required External Resistor	Comments	Notes
A[0:31]	High	Input/Output	Address Bus		Keeper			1, 3, 4
$\overline{\text{AACK}}$	Low	Input	Address Termination		Keeper		Must be actively driven	3, 4, 5
$\overline{\text{ABB}}$	Low	Input/Output	—		Keeper	1 K Ω	Pullup required to OV_{DD}	3, 4, 5
AGND	—	—	Power Supply					
$\overline{\text{ARTRY}}$	Low	Input/Output	Address Termination		Keeper	1 K Ω	Pullup required to OV_{DD}	3, 4, 5
AV_{DD}	—	—	PLL Power Supply					
$\overline{\text{BG}}$	Low	Input	Address Arbitration		Keeper		Active driver or pulldown	3, 4, 5
$\overline{\text{BR}}$	Low	Output	Address Arbitration		Keeper		Chip actively drives	3, 4, 5
BVSEL	N/A	Input	Mode Select	Internal pullup enabled		1 K Ω	Pullup/pulldown, as required	5
$\overline{\text{CI}}$	Low	Output	Transfer Attributes		Keeper			1, 3, 4
$\overline{\text{CKSTP\_IN}}$	Low	Input	Interrupt/Resets		Keeper		Must be actively driven	3, 4, 5
$\overline{\text{CKSTP\_OUT}}$	Low	Output	Interrupt/Resets		Keeper	1 K Ω	Pullup required to OV_{DD}	3, 4, 5
CLK_OUT	High	Output	—		Keeper			3, 4
$\overline{\text{DBB}}$	Low	Input/Output	—		Keeper	1 K Ω	Pullup required to OV_{DD}	3, 4, 5
$\overline{\text{DBG}}$	Low	Input	Data Arbitration		Keeper		Active driver or tie low	3, 4, 5
$\overline{\text{DBWO}}$	Low	Input	Mode Select/Control		Keeper		Must be actively driven or tied high	3, 4, 6

Notes:

1. Depends on the system design. The electrical characteristics of the 750CL do not add additional constraints to the system design, so whatever is done with the net will depend on the system requirements.
2. $\overline{\text{HRESET}}$, $\overline{\text{SRESET}}$, and $\overline{\text{TRST}}$ are signals used for RISCWatch to enable proper operation of the debuggers. Logical AND gates should be placed between these signals and the IBM PowerPC 750CL RISC Microprocessor (see *Figure 5-6* on page 49 and *Section 5.11.3.1* on page 60).
3. The 750CL provides protection from meta-stability on inputs through the use of a “keeper” circuit on specific inputs (see *Section 5.10* on page 57 for a more detailed description).
4. If a system design requires a signal level to be maintained while not being actively driven, an external resistor or device must be used (keepers assure no meta-stability of inputs but do not guarantee a level).
5. The 750CL does not require external pullups on address and data lines. Control lines must be treated individually.
6. Mode Select pins require the proper state at $\overline{\text{HRESET}}$ to configure the operating mode of the processor (see *Table 5-7, Summary of Mode Select,* on page 57).
7. Use SYSCLK for single-ended operation: ground SYSCLK#. For differential clock mode, a 50ohm resistor to GND is required on both SYSCLK & SYSCLK#. Refer to *Reference Clock Selection* on page 36.

Table 5-4. Input/Output Usage (Continued)

750CL Signal Name	Active Level	Input/ Output	Usage Group	Input/Output with Internal Pullup Resistors	Level Protect	Required External Resistor	Comments	Notes
DH[0:31]	High	Input/Output	Data Bus		Keeper			1, 3, 4
DL[0:31]	High	Input/Output	Data Bus		Keeper			1, 3, 4
$\overline{\text{DRTRY}}$	Low	Input	Mode Select/Control		Keeper		Must be actively driven	3, 4, 6
EFUSE		Input	Factory				Must be tied to GND	
$\overline{\text{GBL}}$	Low	Input/Output	Transfer Attributes		Keeper			1, 3, 4
GND	—	—	Power Supply					
$\overline{\text{HRESET}}$	Low	Input	Interrupt/Resets		Keeper		Active driver	2, 3, 4, 5
$\overline{\text{INT}}$	Low	Input	Interrupt/Resets		Keeper		Active driver or pullup	3, 4, 5
L1_TSTCLK	High	Input	Factory	Internal pullup disabled		1 K Ω	Pulldown required	5
L2_TSTCLK	High	Input	Mode Select	Internal pullup disabled		1 K Ω	DD2.x pullup/pulldown as required	5, 6 see *Table 4-1*
$\overline{\text{LSSD\_MODE}}$	Low	Input	Factory	Internal pullup disabled		1 K Ω	Pullup required to OV_{DD}	5
$\overline{\text{MCP}}$	Low	Input	Interrupt/Resets		Keeper		Active driver or pullup	3, 4, 5
OV_{DD}	—	—	Power Supply					
PLL_CFG[0:4]	High	Input	Mode Select/Control		Keeper	1 K Ω	Pullup/pulldown, as required	3, 4, 5
$\overline{\text{QACK}}$	Low	Input	Mode Select/Control		Keeper		Must be actively driven	3, 4, 5, 6
$\overline{\text{QREQ}}$	Low	Output	Status/Control		Keeper		Chip actively drives	3, 4, 5

Notes:

1. Depends on the system design. The electrical characteristics of the 750CL do not add additional constraints to the system design, so whatever is done with the net will depend on the system requirements.
2. $\overline{\text{HRESET}}$, $\overline{\text{SRESET}}$, and $\overline{\text{TRST}}$ are signals used for RISCWatch to enable proper operation of the debuggers. Logical AND gates should be placed between these signals and the IBM PowerPC 750CL RISC Microprocessor (see *Figure 5-6* on page 49 and *Section 5.11.3.1* on page 60).
3. The 750CL provides protection from meta-stability on inputs through the use of a “keeper” circuit on specific inputs (see *Section 5.10* on page 57 for a more detailed description).
4. If a system design requires a signal level to be maintained while not being actively driven, an external resistor or device must be used (keepers assure no meta-stability of inputs but do not guarantee a level).
5. The 750CL does not require external pullups on address and data lines. Control lines must be treated individually.
6. Mode Select pins require the proper state at $\overline{\text{HRESET}}$ to configure the operating mode of the processor (see *Table 5-7, Summary of Mode Select,* on page 57).
7. Use SYSCLK for single-ended operation: ground SYSCLK#. For differential clock mode, a 50ohm resistor to GND is required on both SYSCLK & SYSCLK#. Refer to *Reference Clock Selection* on page 36.

Table 5-4. Input/Output Usage (Continued)

750CL Signal Name	Active Level	Input/ Output	Usage Group	Input/Output with Internal Pullup Resistors	Level Protect	Required External Resistor	Comments	Notes
$\overline{\text{SMI}}$	Low	Input	—		Keeper			3, 4
$\overline{\text{SRESET}}$	Low	Input	Interrupt/Resets		Keeper		Active driver required	2, 3, 4, 5
SYSCLK	High	Input	Clock				Active driver	8
$\overline{\text{SYSCLK}}$	Low	Input	Clock				Active driver	8
$\overline{\text{TA}}$	Low	Input	Data Termination		Keeper		Active driver	3, 4, 5
$\overline{\text{TBST}}$	Low	Input/Output	Transfer Attributes		Keeper			1, 3, 4
TCK	High	Input	JTAG	Internal pullup disabled		1 K Ω	Pulldown required	5
TDI	High	Input	JTAG	Internal pullup enabled				5
TDO	High	Output	JTAG		Keeper			3, 4
$\overline{\text{TEA}}$	Low	Input	Data Termination		Keeper		Active driver or pullup	3, 4, 5
THRMD1								
THRMD2								
$\overline{\text{TLBISYNC}}$	Low	Input	Mode Select/Control		Keeper		Must be actively driven	3, 4, 6
TMS	High	Input	JTAG	Internal pullup enabled				5
$\overline{\text{TRST}}$	Low	Input	JTAG	Internal pullup enabled				2, 5

Notes:

1. Depends on the system design. The electrical characteristics of the 750CL do not add additional constraints to the system design, so whatever is done with the net will depend on the system requirements.
2. $\overline{\text{HRESET}}$, $\overline{\text{SRESET}}$, and $\overline{\text{TRST}}$ are signals used for RISCWatch to enable proper operation of the debuggers. Logical AND gates should be placed between these signals and the IBM PowerPC 750CL RISC Microprocessor (see *Figure 5-6* on page 49 and *Section 5.11.3.1* on page 60).
3. The 750CL provides protection from meta-stability on inputs through the use of a “keeper” circuit on specific inputs (see *Section 5.10* on page 57 for a more detailed description).
4. If a system design requires a signal level to be maintained while not being actively driven, an external resistor or device must be used (keepers assure no meta-stability of inputs but do not guarantee a level).
5. The 750CL does not require external pullups on address and data lines. Control lines must be treated individually.
6. Mode Select pins require the proper state at $\overline{\text{HRESET}}$ to configure the operating mode of the processor (see *Table 5-7, Summary of Mode Select,* on page 57).
7. Use SYSCLK for single-ended operation: ground SYSCLK#. For differential clock mode, a 50ohm resistor to GND is required on both SYSCLK & SYSCLK#. Refer to *Reference Clock Selection* on page 36.

Table 5-4. Input/Output Usage (Continued)

750CL Signal Name	Active Level	Input/ Output	Usage Group	Input/Output with Internal Pullup Resistors	Level Protect	Required External Resistor	Comments	Notes
$\overline{TS}$	Low	Input/Output	Address Start		Keeper	1 K Ω	Pullup required to OV_{DD}	3, 4, 5, 7
TSIZ[0:2]	High	Output	Transfer Attributes		Keeper			1, 3, 4
TT[0:4]	High	Input/Output	Transfer Attributes		Keeper			1, 3, 4
V_{DD}	—	—	Power Supply					
$\overline{WT}$	Low	Output	Transfer Attributes		Keeper			1, 3, 4

Notes:

1. Depends on the system design. The electrical characteristics of the 750CL do not add additional constraints to the system design, so whatever is done with the net will depend on the system requirements.
2. HRESET, $\overline{SRESET}$, and $\overline{TRST}$ are signals used for RISCWatch to enable proper operation of the debuggers. Logical AND gates should be placed between these signals and the IBM PowerPC 750CL RISC Microprocessor (see *Figure 5-6* on page 49 and *Section 5.11.3.1* on page 60).
3. The 750CL provides protection from meta-stability on inputs through the use of a “keeper” circuit on specific inputs (see *Section 5.10* on page 57 for a more detailed description).
4. If a system design requires a signal level to be maintained while not being actively driven, an external resistor or device must be used (keepers assure no meta-stability of inputs but do not guarantee a level).
5. The 750CL does not require external pullups on address and data lines. Control lines must be treated individually.
6. Mode Select pins require the proper state at HRESET to configure the operating mode of the processor (see *Table 5-7, Summary of Mode Select,* on page 57).
7. Use SYSCLK for single-ended operation: ground SYSCLK#. For differential clock mode, a 50ohm resistor to GND is required on both SYSCLK & SYSCLK#. Refer to *Reference Clock Selection* on page 36.

Figure 5-6. IBM RISCWatch JTAG to HRESET, TRST, and SRESET Signal Connector



5.8 Thermal Management Information

This section provides thermal management information for the FCPBGA package for air cooled applications. Proper thermal control design is primarily dependent upon the system-level design; that is, the heat sink, air flow, and the thermal interface material. To reduce the die-junction temperature, heat sinks may be attached to the package by several methods: adhesive, mounting clip, or a screw assembly.

Figure 5-7. Package Exploded Cross-Sectional



The board designer can choose between several types of heat sinks to place on the 750CL. There are many commercially-available heat sinks that are appropriate for the 750CL provided by the vendors listed in *Table 5-5, 750CL Heat-Sink Vendors,* on page 51.

Table 5-5. 750CL Heat-Sink Vendors

Company Names and Addresses for Heat-Sink Vendors
Chip Coolers, Inc. 333 Strawberry Field Rd. Warwick, RI 02886 (800) 227-0254 http://www.chipcoolers.com
International Electronic Research Corporation (IERC) 413 North Moss Street Burbank, CA 91502 (818) 842-7277 http://www.ctscorp.com/
Aavid Thermalloy 80 Commercial Street Concord, NH 03301 (603) 224-9888 http://www.aavid.com http://www.aavidthermalloy.com
Wakefield Thermal Solutions Inc. 33 Bridge Street Pellham, NH 03076 (603) 635-2800 http://www.wakefield.com

5.8.1 Minimum Heat Sink Requirements

The worst-case power dissipation (P_D) for the 750CL is shown in *Table 3-5, Power Consumption,* on page 17. A conservative thermal management design will provide sufficient cooling to maintain the junction temperature (T_J) of the 750CL below 105°C at maximum P_D and worst-case ambient temperature and airflow conditions.

Many factors affect the 750CL power dissipation, including V_{DD}, T_J, core frequency, process factors, and the code that is running on the processor. In general, P_D increases with increases in T_J, V_{DD}, core frequency, process variables, and the number of instructions executed per second.

For various reasons, a designer may determine that the power dissipation of the 750CL in their application will be less than the maximum value shown in this datasheet. Assuming a lower P_D will result in a thermal management system with less cooling capacity than would be required for the maximum P_D shown in the datasheet. In this case, the designer may decide to determine the actual maximum 750CL P_D in the particular application. Contact your IBM PowerPC field applications engineer for more information.

However, regardless of methodology, IBM only supports system designs that successfully maintain the maximum junction temperature within the datasheet limits. IBM also supports designs that rely on the maximum P_D values given in this datasheet and supply a cooling solution sufficient to dissipate that amount of power while keeping the maximum junction temperature below the maximum T_J.

5.8.2 Internal Package Conduction Resistance

For the exposed-die packaging technology, shown in *Table 3-3, Package Thermal Characteristics,* on page 16, the thermal paths illustrated in *Figure 5-8* on page 52 are as follows:

- Die junction-to-case thermal resistance (primary thermal path), defined as the thermal resistance from the die junctions to the top surface of the package.
- Die junction-to-lead thermal resistance (not normally a significant thermal path), defined as the thermal resistance from the die junctions to the circuit board interface.
- Die junction-to-ambient thermal resistance (largely dependent on customer-supplied heat sink), defined as the sum total of all the thermally conductive components that comprise the end user's application. Ambient is further defined as the air temperature in the immediate vicinity of the thermally conductive components, including the contributions of surrounding heat sources.

Figure 5-8 on page 52 is a thermal model, in schematic form, of the primary heat transfer path for a package with an attached heat sink mounted to a printed-circuit board.

Figure 5-8. C4 Package with Heat Sink Mounted to a Printed-Circuit Board



Heat generated in the chip is conducted through the silicon, then through the package to the top of the package, then through the heatsink attach material (or thermal interface material), and finally into the heat sink and the ambient air. Since the silicon thermal resistance is quite small, for a first-order analysis, the temperature drop in the silicon may be neglected. Thus, the heat sink attach material and the heat-sink conduction/convective thermal resistances are the dominant terms.

5.8.3 Adhesives and Thermal Interface Materials

A thermal interface material is required at the package die-surface-to-heat-sink interface to minimize the thermal contact resistance. For those applications where the heat sink is attached by a mechanical means (not adhesive), *Figure 5-9* on page 54 shows an example of the thermal performance of three thin-sheet thermal-interface materials (silicon, graphite/oil, floroether oil), a bare joint, and a joint with synthetic grease, as a function of contact pressure. As shown, the performance of these thermal interface materials improves with increasing contact pressure. The use of synthetic grease significantly reduces the interface thermal resistance. That is, the bare joint results in a thermal resistance approximately seven times greater than the synthetic grease joint. Customers are advised to investigate alternative thermal interface materials to ensure the most reliable, efficient, and cost-effective thermal design.

An example of heat-sink attachment to the package by mechanical means is illustrated in *Figure 5-7, Package Exploded Cross-Sectional,* on page 50. In this case the synthetic grease offers the best thermal performance, considering the low interface pressure. Of course, the selection of any thermal interface material depends on many factors—thermal performance requirements, manufacturability, service temperature, dielectric properties, cost, and so forth.

Figure 5-9. Thermal Performance of Select Thermal Interface Material



The board designer can choose between several types of thermal interfaces. Heat-sink adhesive materials should be selected based upon high conductivity, yet adequate mechanical strength to meet equipment shock/vibration requirements. There are several commercially-available thermal interfaces and adhesive materials provided by the following vendors:

Table 5-6. 750CL Thermal Interface and Adhesive Materials Vendors

Company Names and Addresses for Thermal Interfaces and Adhesive Materials Vendors
Dow-Corning Corporation Dow-Corning Electronic Materials P.O. Box 0997 Midland, MI 48686-0997 (989) 496-4000 http://www.dowcorning.com/content/etronics
Chomerics, Inc. 77 Dragon Court Woburn, MA 01888-4850 (781) 935-4850 http://www.chomerics.com
Thermagon, Inc. 4797 Detroit Avenue Cleveland, OH 44102-2216 (216) 939-2300 / (888) 246-9050 http://www.thermagon.com
Loctite Corporation 1001 Trout Brook Crossing Rocky Hill, CT 06067 (860) 571-5100 / (800) 562-8483 http://www.loctite.com
AI Technology 70 Washington Road Princeton, NJ 08550-1097 (609) 799-9388 http://www.aitechnology.com

Section 5.9 provides a heat-sink selection example using one of the commercially available heat sinks.

5.9 Heat-Sink Selection Example

In most cases, the thermal path through the package balls is not significant, and is not included in the heat sink calculations. Considering only the thermal path through the heat sink, the thermal equation is

$$Tj = Ta + Pd * (\theta jc + \theta cs + \theta sa)$$

where

Tj is the junction temperature
Ta is the ambient temperature: the temperature of the air at the heatsink
Pd is the maximum power dissipated by the 750CL
θjc is the thermal resistance from the junction to the case (the top surface of the package)
θcs is the thermal resistance from the case to the heatsink
θsa is the thermal resistance from the heatsink to ambient

In this example, let:

Tj = 105C maximum
Ta = 50C at heatsink = 35C air inlet temperature plus 15C internal temperature rise
Pd = 6W maximum at 105C
θjc = 2 C/W
θcs = .5 C/W
θsa = unknown

So

105C = 50C + 6W(2 + .5 + x C/W)

Thus

θsa <= 6.67 C/W

Airflow at the heatsink is minimum of 1 m/s. Considering the heatsink of *Figure 5-10*, we see that thermal resistance at 1 m/s airflow is less than 5.8 C/W, which satisfies the requirement with a reasonable engineering margin.

Figure 5-10. Example of a Pin-Fin Heat-Sink-to-Ambient Thermal Resistance versus Airflow Velocity



5.10 Operational and Design Considerations

5.10.1 Level Protection

A level protection feature is included in the 750CL. This feature prevents ambiguous floating reference voltages by pulling the respective signal line to the last valid or nearest valid state.

For example, if the input/output voltage level is closer to OV_{DD}, the circuit pulls the I/O level to $OV_{DD.}$ If the I/O level is closer to GND, the I/O level is pulled low. This self-latching circuitry *keeps* the floating inputs defined and avoids meta-stability. In *Table 5-4, Input/Output Usage,* on page 45, these signals are defined as “keeper” in the “Level Protect” column. The keeper circuits are not intended to hold a net at a particular logic level, or to strongly hold a net at the current logic level. Strong noise can cause the net to switch.

The level protect circuitry provides no additional leakage current to the signal I/O; however, some amount of current must be applied to the *keeper* node to overcome the level protection latch. Any pullup or pulldown resistors should be 1kohm or less to overcome the keeper current.

This feature allows the system designer to limit the number of resistors in the design and optimize placement and reduce costs.

Note: Having a *keeper* on the associated signal I/O does not replace a pull-up or pull-down resistor that is needed by a separate device located on the 60x bus. The designer must supply any termination requirements for these separate devices, as defined in their specifications.

5.10.2 Configuring the Processor During Reset

Operating modes of the processor such as data bus width, drtry mode, etc. are selected when the processor exits reset mode (i.e. when $\overline{\text{HRESET}}$ is deasserted). Specifically, selected pins are sampled when HRESET transitions to the de-asserted state and the sampled value determines the operating mode. The mode select pins and their descriptions follow.

Table 5-7. Summary of Mode Select

Mode	750CL
32-bit mode	Sample $\overline{\text{TLBISYNC}}$ to select High = 64-bit mode Low = 32-bit mode
Data retry mode	Selects $\overline{\text{DRTRY}}$ mode. Sample $\overline{\text{DRTRY}}$ to select. 0 at $\overline{\text{HRESET}}$ transition No $\overline{\text{DRTRY}}$ mode 1 at $\overline{\text{HRESET}}$ transition $\overline{\text{DRTRY}}$ mode DRTRY# must be de-asserted once processor is configured for no-drtry mode. This can be accomplished by driving DRTRY# with a copy of HRESET#.

Table 5-7. Summary of Mode Select

Mode	750CL
Standard/extended precharge mode	$\overline{\text{QACK}}$ in a logical high state at the transition of $\overline{\text{HRESET}}$ from asserted to negated enables standard precharge mode, the recommended default. See *Section 5.10.3.1* for details.
I/O Bus Voltage (OV_{dd})	Continuously ground L2_TSTCLK to select 1.8v bus operation. Continuously connect L2_TSTCLK to OV_{dd} to select 1.15v bus mode.
Factory Usage Mode	Factory usage modes are selected by sensing the data bus write-only (DBWO) pin at the transition of HRESET from low to high. For normal operation, DBWO should be held low (b'0') at the HRESET transition whenever non-integer processor to bus frequency ratios are selected (i.e. 2.5, 3.5, 4.5, 5.5, 6.5, 7.5, 8.5, and 9.5 core to bus clock ratios). DBWO can be held either low or high for integer ratios.

5.10.3 64-Bit or 32-Bit Data Bus Mode

The typical operation for the 750CL DD1.X revision level is considered to be in 64-bit data bus mode. Mode setting is determined by the state of the mode signal, $\overline{\text{TLBISYNC}}$, at the transition of $\overline{\text{HRESET}}$ from its active to inactive state (low to high). If $\overline{\text{TLBISYNC}}$ is *high* when $\overline{\text{HRESET}}$ transitions from active to inactive, 64-bit mode is selected. If $\overline{\text{TLBISYNC}}$ is *low* when $\overline{\text{HRESET}}$ transitions from active to inactive, 32-bit mode is selected.

5.10.3.1 Precharge Duration Selection and Application

An extended precharge feature is available for the signals $\overline{\text{ABB}}$, $\overline{\text{DBB}}$, and $\overline{\text{ARTRY}}$ in situations where the loading and net topology of these signals requires a longer precharge duration for the signals to attain a valid level.

The bus signals, $\overline{\text{ABB}}$, $\overline{\text{DBB}}$, and $\overline{\text{ARTRY}}$, require a precharge to the inactive state (bus high) before going to tristate. The precharge duration in standard precharge mode is approximately one half cycle, and should be used for systems with point-to-point topologies. Extended precharge mode increases the precharge duration to one cycle. This increase may be required for bus speeds approaching 200 MHz when bus loading is high.

$\overline{\text{QACK}}$ in a logical high state at the transition of $\overline{\text{HRESET}}$ from asserted to negated enables standard pre-charge mode in the 750CL. $\overline{\text{QACK}}$ in a logical low state at the transition of $\overline{\text{HRESET}}$ from asserted to negated enables extended pre-charge mode in the 750CL.

5.11 JTAG Test Access Port (TAP) Operation

750CL supports the IEEE 1149.1 standard, “IEEE Standard Test Access Port and Boundary-Scan Architecture”. The standard defines a five-pin interface that is used to perform functions such as continuity testing between components on boards and system debug. Data is serially shifted into the processor through the TDI pin and shifted out of the processor through the TDO pin. The scan operations can be divided into two categories: instruction scan and data scan operations. The operations or modes are selected using the TMS pin. Finally, all scanning and mode selection is performed synchronously with respect to the clock pin, TCK.

This section details the IEEE 1149.1 operations supported by the 750CL processor and recommendations for system design to support system debug using the TAP interface. For additional details, please refer to the IEEE 1149.1 document.

5.11.1 Interface Pins

A brief description of the five dedicated pins comprising the Test Access Port (TAP) are given below. These pins do not have an associated boundary scan cell.

Table 5-8. TAP Pins

Pin	Input/Output	Weak Pullup	Mandatory TAP Pin	Function
TDI	Input	Yes	Yes	Serial Scan input pin
TDO	Output	No	Yes	Serial Scan output pin
TMS	Input	Yes	Yes	TAP controller mode pin
TCK	Input	No	Yes	Scan clock
$\overline{\text{TRST}}$	Input	Yes	No	TAP controller reset

TRST_ is an optional pin, but it is required for 750CL to reset the TAP controller on a power-on reset (POR). The 1149.1 standard requires a weak pullup only on the TRST_ pin, but in the 750CL, weak pullups are provided to most TAP input pins such that the 750CL will function normally with the TAP pins unconnected. However, it is recommended to tie the TDI and TMS input pins high and TRST_ low when they are not in use for greater system reliability.

5.11.2 Supported IEEE 1149 JTAG Instructions and Data Registers

5.11.2.1 Instructions

750CL supports the three required JTAG instructions; Bypass, Sample/Preload and Extest. plus the optional HIGHZ and CLAMP JTAG instructions. The 8-bit hexadecimal encoding for these instructions is shown in the table below. Hexadecimal encodings not included in the table are reserved for other functions.

JTAG instructions are scanned in serially (LSB bit first) into an 8 bit TAP controller instruction register via the TDI pin. Please consult the IEEE 1149.1 standard for details regarding loading the jtag instructions using the TAP.

Table 5-9. Instruction Encodings

Instruction	Encoding	Description
EXTEST	X’00’	JTAG extest instruction
SMPL_PLD	X’C0’	JTAG sample/preload instruction
HIGHZ	X’F0’	JTAG HIGHZ instruction
CLAMP	X’F1’	JTAG CLAMP instruction
BYPASS	X’FF’	JTAG bypass instruction

The instruction register output is forced to the Bypass instruction (all 1s) if the TAP controller is in the Test_Logic_Reset state or if $\overline{\text{TRST}}$ is active**.**

5.11.2.2 Data Registers

750CL supports the Bypass and Boundary Scan data registers. When selected with the corresponding JTAG instruction (as shown in the table below), the register is inserted between the TDI and TDO TAP pins and may be scanned when the TAP controlled is in “Shift-DR” state to control or observe 750CL input and output

states. Please consult the IEEE 1149.1 specification for details on manipulation of the data registers. An industry-standard boundary scan design language (i.e. BSDL) file is available for 750CL with specific information on the boundary scan latch size and organization. This document can be used to create card level connectivity tests between components.

Table 5-10. JTAG Instructions

Data Register	Instruction	TAP State	Scan Clock	Data Register Length
Bypass register	Bypass	Shift-DR	TCK	1
Boundary scan register	Sample/preload or extest	Shift-DR	TCK	169

Bypass Register

The Bypass register is required by the 1149.1 standard. This is a single bit register that is used to bypass the 750CL This feature allows a shorter system data scan string when scanning an entire system board in which the 750CL boundary scan string is a part of a larger system data scan string.

Boundary Scan Register

Boundary scan register allow system board trace tests, and access to the pins where physical access is difficult. Basically a latch is placed on inputs to capture data and a latch is placed on outputs to force data. Additional latches may be needed to configure bidirectional pins as either inputs or outputs and also enable or disable tri-state outputs. All these latches, or boundary scan cells, are serially connected to comprise the boundary scan register.

Not all pins of the 750CL have an associated boundary scan cell. The 5 TAP pins and the dedicated test pins do not have a boundary scan cell.

An industry-standard boundary scan design language (i.e. BSDL) file is available for 750CL with specific information on the boundary scan register size and individual cell placement and function. This document can then be used to create card level connectivity tests between components

5.11.3 Recommendations to Support System Debug

The TAP interface also allows functions such as observation and control of 750CL general-purpose registers, cache contents, 60x bus cycles, etc., using the IBM RISCwatch debug tool. To simplify system debug, the following system design recommendations are offered to allow use of RISCwatch and other diagnostic tools.

$\overline{\text{HRESET}}$, $\overline{\text{SRESET}}$, and $\overline{\text{TRST}}$ are signals used for RISCwatch to enable proper operation of the tool. Logical ‘AND’ gates should be placed between these signals and the IBM PowerPC 750CL RISC microprocessor as shown below. See *Table 5-4* and *Figure 5-6* for more information.

5.11.3.1 Processor Debug System Enablement when Implementing Precharge Selection

System designers who want to use a processor debug system attached to the 750CL IEEE 1149.1 test access port (TAP) interface (such as the IBM RISCWatch debug system) should provide a method to assert $\overline{\text{QACK}}$ after the transition of $\overline{\text{HRESET}}$. Debug systems use a “soft stop” feature to stop the processor, allow processor internal states to be read, and then restart of the processor. A soft stop requires the system to be in a quiescent state before the processor can be queried for internal state values. This is accomplished by the

assertion of a quiescent request (that is, $\overline{\text{QREQ}}$ is asserted) and subsequent acknowledgement (that is, $\overline{\text{QACK}}$ is asserted). Systems that do not use the power management features; doze, nap, and sleep; and do not require the extended pre-charge feature can drive the $\overline{\text{QACK}}$ pin with an inverted version of $\overline{\text{HRESET}}$.

Index

O

P

R

S

T

U, V, W

Revision Log

Revision Date	Contents of Modification
09/30/06	Vwersion 2.1 - Preliminary updated version of the datasheet
08/20/06	Vwersion 2.0 - Preliminary version of the datasheet