



**IBM 6x86 MICROPROCESSOR**  
**Sixth-Generation Superscalar**  
**Superpipelined x86-Compatible CPU**

## Introduction

### Sixth-Generation Superscalar Superpipelined Architecture

- Dual 7-stage integer pipelines
- High performance on-chip FPU with 64-bit interface
- Operating frequencies of 100 MHz and above
- 16-KByte write-back cache

### X86 Instruction Set Compatible

- Runs Windows 95, Windows NT, DOS, UNIX, Novell, OS/2, Solaris, and others

### Optimum Performance for Windows®95


- Intelligent instruction dispatch
- Out-of-order completion
- Register renaming
- Data forwarding
- Branch prediction
- Speculative execution

### 64-BIT Data Bus

- P54C socket compatible for quick time to market

The IBM 6x86\*\* microprocessor is a superscalar, superpipelined CPU that provides sixth-generation performance for x86 software. Since the IBM 6x86 CPU is fully compatible with the x86 instruction set, it is capable of executing a wide range of existing operating systems and applications, including Windows 95, DOS, Unix, Windows NT, Novell, OS/2, and Solaris. The IBM 6x86 CPU achieves top performance levels through the use of two optimized superpipelined integer units and an on-chip floating point unit. The superpipelined architecture reduces

timing constraints and allows the IBM 6x86 CPU to operate at core frequencies starting at 100 MHz. In addition, the IBM 6x86 CPU's integer and floating point units are optimized for maximum instruction throughput by using advanced architectural techniques, including register renaming, out-of-order execution, data forwarding, branch prediction, and speculative execution. These design innovations eliminate many data dependencies and resource conflicts that provide optimum performance for Windows 95 software.



June 1996

**IBM**



[REDACTED]

© International Business Machines Corporation 1996.  
Printed in the United States of America  
2-96

All Rights Reserved

© Cyrix Corporation 1996.  
© IBM and the IBM logo are registered trademarks of the IBM Corporation.  
    © Cyrix is a registered trademark of the Cyrix Corporation.  
IBM Microelectronics is a trademark of the IBM Corporation.  
    6x86 is a trademark of Cyrix Corporation





Other company, product, and service names, which may be denoted by a double asterisk (\*\*), may be trademarks or service marks of others.

Product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

IBM Corporation  
1000 River Street  
Essex Junction, Vermont 05452-4299  
United States of America



## TABLE OF CONTENTS

<b>1. ARCHITECTURE OVERVIEW</b>	
1.1 Major Functional Blocks . . . . .	.1-1
1.2 Integer Unit . . . . .	.1-2
1.3 Cache Units . . . . .	.1-12
1.4 Memory Management Unit . . . . .	.1-14
1.5 Floating Point Unit . . . . .	.1-15
1.6 Bus Interface Unit . . . . .	.1-16
<b>2. PROGRAMMING INTERFACE</b>	
2.1 Processor Initialization . . . . .	.2-1
2.2 Instruction Set Overview . . . . .	.2-3
2.3 Register Sets . . . . .	.2-4
2.4 System Register Set . . . . .	.2-11
2.5 Address Space . . . . .	.2-40
2.6 Memory Addressing Methods . . . . .	.2-41
2.7 Memory Caches . . . . .	.2-52
2.8 Interrupts and Exceptions . . . . .	.2-55
2.9 System Management Mode . . . . .	.2-63
2.10 Shutdown and Halt . . . . .	.2-69
2.11 Protection . . . . .	.2-71
2.12 Virtual 8086 Mode . . . . .	.2-74
2.13 Floating Point Unit Operations . . . . .	.2-75
<b>3. BUS INTERFACE</b>	
3.1 Signal Description Table . . . . .	.3-2
3.2 Signal Descriptions . . . . .	.3-7
3.3 Functional Timing . . . . .	.3-25
<b>4. ELECTRICAL SPECIFICATIONS</b>	
4.1 Electrical Connections . . . . .	.4-1
4.2 Absolute Maximum Ratings . . . . .	.4-2
4.3 Recommended Operating Conditions . . . . .	.4-3
4.4 DC Characteristics . . . . .	.4-4
4.5 AC Characteristics . . . . .	.4-5
<b>5. MECHANICAL SPECIFICATIONS</b>	
5.1 296-Pin SPGA Package . . . . .	.5-1
5.2 Thermal Characteristics . . . . .	.5-6
<b>6. INSTRUCTION SET</b>	
6.1 Instruction Set Summary . . . . .	.6-1
6.2 General Instruction Fields . . . . .	.6-2
6.3 CPUID Instruction . . . . .	.6-11
6.4 Instruction Set Tables . . . . .	.6-12
6.5 FPU Clock Counts . . . . .	.6-29
Index	iv

## List of Tables and Figures

### LIST OF FIGURES

Table Name	Page Number
Figure 1-1 Integer Unit . . . . .	1-2
Figure 1-2 Cache Unit Operations . . . . .	1-13
Figure 1-3 Paging Mechanism within the Memory Management Unit . . . . .	1-14
Figure 2-1 Application Register Set . . . . .	2-5
Figure 2-2 General Purpose Registers . . . . .	2-6
Figure 2-3 Segment Selector in Protected Mode . . . . .	2-7
Figure 2-4 EFLAGS Register . . . . .	2-9
Figure 2-5 System Register Set . . . . .	2-12
Figure 2-6 Control Registers . . . . .	2-13
Figure 2-7 Descriptor Table Registers . . . . .	2-15
Figure 2-8 Application and System Segment Descriptors . . . . .	2-16
Figure 2-9 Gate Descriptor . . . . .	2-19
Figure 2-10 Task Register . . . . .	2-20
Figure 2-11 32-Bit Task State Segment (TSS) Table . . . . .	2-21
Figure 2-12 16-Bit Task State Segment (TSS) Table . . . . .	2-22
Figure 2-13 IBM 6x86 Configuration Control Register 0 (CCR0) . . . . .	2-25
Figure 2-14 IBM 6x86 Configuration Control Register 1 (CCR1) . . . . .	2-26
Figure 2-15 IBM 6x86 Configuration Control Register 2 (CCR2) . . . . .	2-27
Figure 2-16 IBM 6x86 Configuration Control Register 3 (CCR3) . . . . .	2-28
Figure 2-17 IBM 6x86 Configuration Control Register 4 (CCR4) . . . . .	2-29
Figure 2-18 IBM 6x86 Configuration Control Register 5 (CCR5) . . . . .	2-30
Figure 2-19 Address Region Registers (AR0-ARR7) . . . . .	2-31
Figure 2-20 Region Control Register (RCR0-RCR7) . . . . .	2-34
Figure 2-21 Device Identification Register 0 (DIR0) . . . . .	2-36
Figure 2-22 Device Identification Register 1 (DIR1) . . . . .	2-36
Figure 2-23 Debug Registers . . . . .	2-37
Figure 2-24 Memory and I/O Address Spaces . . . . .	2-40
Figure 2-25 Offset Address Calculation . . . . .	2-42
Figure 2-26 Real Mode Address Calculation . . . . .	2-43
Figure 2-27 Protected Mode Address Calculation . . . . .	2-44
Figure 2-28 Selector Mechanism . . . . .	2-44
Figure 2-29 Paging Mechanism . . . . .	2-45



## List of Tables and Figures

### LIST OF FIGURES (Continued)

Table Name	Page Number
Figure 2-30 Traditional Paging Mechanism . . . . .	2-46
Figure 2-31 Directory and page Table Entry (DTE and PTE)Format . . . . .	2-46
Figure 2-32 TLB Test Registers . . . . .	2-48
Figure 2-33 Variable-Size Paging Mechanism . . . . .	2-51
Figure 2-34 Unified Cache . . . . .	2-53
Figure 2-35 Cache Test Registers . . . . .	2-54
Figure 2-36 Error Code Format . . . . .	2-62
Figure 2-37 System Management Memory Address Space. . . . .	2-63
Figure 2-38 SMI Execution Flow Diagram. . . . .	2-64
Figure 2-39 SMM Memory Space Header . . . . .	2-65
Figure 2-40 SMM and Suspend Mode State Diagram . . . . .	2-70
Figure 2-41 FPU Tag Word Register . . . . .	2-76
Figure 2-42 FPU Status Register . . . . .	2-76
Figure 2-43 FPU Mode Control Register . . . . .	2-77
Figure 3-1 IBM 6x86 Functional Signal Groupings. . . . .	3-1
Figure 3-2 RESET Timing. . . . .	3-25
Figure 3-3 IBM 6x86 CPU Bus State Diagram . . . . .	3-27
Figure 3-4 Non-Pipelined Single Transfer Read Cycles . . . . .	3-30
Figure 3-5 Non-Pipelined Single Transfer Write Cycles . . . . .	3-31
Figure 3-6 Non-Pipelined Burst Read Cycles . . . . .	3-33
Figure 3-7 Burst Cycle with Wait States . . . . .	3-34
Figure 3-8 "1+4" Burst Read Cycle . . . . .	3-35
Figure 3-9 Non-Pipelined Burst Write Cycles. . . . .	3-37
Figure 3-10 Pipelined Single Transfer Read Cycles . . . . .	3-38
Figure 3-11 Pipelined Burst Rea Cycles . . . . .	3-39
Figure 3-12 Read Cycle Followed by Pipelined Write Cycle . . . . .	3-40
Figure 3-13 Interrupt Acknowledge Cycles. . . . .	3-41
Figure 3-14 SMIACT # Timing. . . . .	3-42
Figure 3-15 SMM I/O Trap Timing. . . . .	3-43
Figure 3-16 Cache Invalidations Using FLUSH# . . . . .	3-44
Figure 3-17 External Write Buffer Empty (EWBE#) Timing . . . . .	3-45
Figure 3-18 Requesting Hold from and Idle Bus . . . . .	3-46

## List of Tables and Figures

### LIST OF FIGURES (Continued)

Table Name	Page Number
Figure 3-19 Requesting Hold During a Non-pipelined Bus Cycle . . . . .	3-47
Figure 3-20 Requesting Hold During a Pipelined Bus Cycle . . . . .	3-48
Figure 3-21 Back-Off Timing . . . . .	3-49
Figure 3-22 HOLD Inquiry Cycle that Hits on a Modified Line . . . . .	3-51
Figure 3-23 BOFF# Inquiry Cycle that Hits on a Modified Line . . . . .	3-52
Figure 3-24 AHOLD Inquiry Cycle that Hits on a Modified Line . . . . .	3-53
Figure 3-25 AHOLD Inquiry Cycle During a Line Fill . . . . .	3-54
Figure 3-26 APCHK# Timing . . . . .	3-55
Figure 3-27 BHOLD and DHOLD Timing . . . . .	3-56
Figure 3-28 CPU Upper Byte Read from 32-Bit Bus Using Scatter/Gather . . . . .	3-57
Figure 3-29 CPU Upper Byte Write to 32-Bit Bus Using Scatter/Gather . . . . .	3-58
Figure 3-30 Bus Master Read from 64-Bit Memory to 32-Bit Bus . . . . .	3-59
Figure 3-31 Bus Master Write to 64- Bit Memory from 32-Bit Bus . . . . .	3-60
Figure 3-32 SUSP# Initiated Suspend Mode . . . . .	3-61
Figure 3-33 Halt-Initiated Suspend Mode . . . . .	3-62
Figure 3-34 Stopping CLK During Suspend Mode . . . . .	3-63
Figure 4-1 Drive Level and Measurement Points for Switching Characteristics . . . . .	4-6
Figure 4-2 CLK Timing and Measurement Points . . . . .	4-7
Figure 4-3 Output Valid Delay Timing. . . . .	4-8
Figure 4-4 Output Float Delay Timing. . . . .	4-9
Figure 4-5 Input Setup and Hold Timing. . . . .	4-11
Figure 4-6 TCK Timing and Measurement Points . . . . .	4-12
Figure 4-7 JTAG Test Timings. . . . .	4-13
Figure 4-8 Test Reset Timing . . . . .	4-13
Figure 5-1 296-Pin SPGA Package Pin Assignments . . . . .	5-1
Figure 5-2 296-Pin SPGA Package. . . . .	5-4
Figure 6-1 Instruction Set Format . . . . .	6-1



## List of Tables and Figures

### LIST OF TABLES

Table Name	Page Number
Table 1-1 Register Renaming with WAR Dependency . . . . .	1-5
Table 1-2 Register Renaming with WAW Dependency . . . . .	1-6
Table 1-3 Example of Operand Forwarding . . . . .	1-8
Table 1-4 Result Forwarding Example . . . . .	1-9
Table 1-5 Example of Data Bypassing . . . . .	1-10
Table 2-1 Initialized Register Controls . . . . .	2-2
Table 2-2 Segment Register Selection Rules . . . . .	2-8
Table 2-3 EFLAGS Bit Definitions . . . . .	2-10
Table 2-4 CR0 Bit Definitions . . . . .	2-14
Table 2-5 Effects of Various Combinations of EM, TS and MP Bits . . . . .	2-14
Table 2-6 Segment Descriptor Bit Definitions . . . . .	2-17
Table 2-7 TYPE Field with DT=0 . . . . .	2-17
Table 2-8 TYPE Field with DT=1 . . . . .	2-18
Table 2-9 Gate Descriptor Bit Definitions . . . . .	2-19
Table 2-10 IBM 6x86 Configuration Registers . . . . .	2-24
Table 2-11 CCR0 Bit Definitions . . . . .	2-25
Table 2-12 CCR1 Bit Definitions . . . . .	2-26
Table 2-13 CCR2 Bit Definitions . . . . .	2-27
Table 2-14 CCR3 Bit Definitions . . . . .	2-28
Table 2-15 CCR4 Bit Definitions . . . . .	2-29
Table 2-16 CCR5 Bit Definitions . . . . .	2-30
Table 2-17 AR00-ARR7 Registers Index Assignments . . . . .	2-32
Table 2-18 Bit Definitions for SIZE Field . . . . .	2-32
Table 2-19 RCR0-RCR7 Bit Definitions . . . . .	2-34
Table 2-20 DIR0 Bit Definitions . . . . .	2-36
Table 2-21 DIR1 Bit Definitions . . . . .	2-36
Table 2-22 DR6 and DR7 Debug Register Field Definitions . . . . .	2-38
Table 2-23 Memory Addressing Modes . . . . .	2-42
Table 2-24 Directory and Page Table Entry (DTE and PTE) Bit Definitions . . . . .	2-47
Table 2-25 TLB Test Register Bit Definitions . . . . .	2-49
Table 2-26 TR6 Attribute Bit Pairs . . . . .	2-50
Table 2-27 TR6 Command Bits . . . . .	2-50

## List of Tables and Figures

### LIST OF TABLES (Continued)

Table Name	Page Number
Table 2-28 Cache Test Register Bit Definitions . . . . .	2-54
Table 2-29 Interrupt Vector Assignments . . . . .	2-58
Table 2-30 Interrupt and Exception Priorities . . . . .	2-60
Table 2-31 Exception Changes in Real Mode . . . . .	2-61
Table 2-32 Error Code Bit Definitions . . . . .	2-62
Table 2-33 Requirements for Recognizing SM1# and SMINT. . . . .	2-64
Table 2-34 SMM Memory Space Header. . . . .	2-66
Table 2-35 SMM Instruction Set . . . . .	2-67
Table 2-36 Descriptor Types Used for Control Transfer . . . . .	2-73
Table 2-37 FPU Status Register Bit Definitions . . . . .	2-76
Table 2-38 FPU Mode Control Register Bit Definitions . . . . .	2-77
Table 3-1 IBM 6x86 CPU Signals Sorted by Signal Name . . . . .	3-2
Table 3-2 Pins Sampled During RESET . . . . .	3-7
Table 3-3 Signal States During RESET . . . . .	3-8
Table 3-4 Byte Enable Signal to Data Bus Byte Correlation . . . . .	3-9
Table 3-5 Parity Bit to Data Byte Correlation. . . . .	3-10
Table 3-6 Bus Cycle Types . . . . .	3-12
Table 3-7 Effects of WB/WT# on Cache Line State . . . . .	3-16
Table 3-8 Signal States During Bus Hold . . . . .	3-17
Table 3-9 Scatter/Gather Cycles. . . . .	3-20
Table 3-10 Byte Enable Map for Scatter/Gather Cycles. . . . .	3-21
Table 3-11 Signal States During Suspend Mode . . . . .	3-23
Table 3-12 IBM 6x86 CPU Bus States . . . . .	3-26
Table 3-13 Bus State Transitions . . . . .	3-28
Table 3-14 “1+4” Burst Address Sequences . . . . .	3-35
Table 3-15 Linear Burst Address Sequences . . . . .	3-36
Table 4-1 Pins Connected to Internal Pull-Up and Pull-Down Resistors . . . . .	4-1
Table 4-2 Absolute Maximum Ratings . . . . .	4-2
Table 4-3 Recommended Operating Conditions . . . . .	4-3
Table 4-4 DC Characteristics (at Recommended Operating Conditions) . . . . .	4-4
Table 4-5 Drive Level and Measurement Points for Switching Characteristics . . . . .	4-6
Table 4-6 Clock Specifications . . . . .	4-7



## List of Tables and Figures

### LIST OF TABLES (Continued)

Table Name	Page Number
Table 4-7 Output Valid Delays, $C_L = 50 \text{ pF}$ , $T_{case} = 0^\circ\text{C}$ to $70^\circ\text{C}$ . . . . .	4-8
Table 4-8 Output Float Delays, $C_L = 50 \text{ pF}$ , $T_{case} = 0^\circ\text{C}$ to $70^\circ\text{C}$ . . . . .	4-9
Table 4-9 Input Setup Times $T_{case} = 0^\circ\text{C}$ to $70^\circ\text{C}$ . . . . .	4-10
Table 4-10 Input Hold Times $T_{case} = 0^\circ\text{C}$ to $70^\circ\text{C}$ . . . . .	4-10
Table 4-11 JTAG AC Specifications . . . . .	4-12
Table 5-1 296-Pin SPGA Package Signal Names Sorted by Pin Number . . . . .	5-2
Table 5-2 296-Pin SPGA Package Pin Numbers Sorted by Signal Name . . . . .	5-3
Table 5-3 296-Pin SPGA Package Dimensions . . . . .	5-7
Table 5-4 Thermal Resistance for SPGA Package With and Without Heatsinks . . . . .	6-2
Table 6-1 Instruction Fields . . . . .	6-3
Table 6-2 Instruction Prefix Summary . . . . .	6-4
Table 6-3 w Field Encoding . . . . .	6-4
Table 6-4 d Field Encoding . . . . .	6-5
Table 6-5 s Field Encoding . . . . .	6-5
Table 6-6 eee Field Encoding . . . . .	6-6
Table 6-7 mod r/m Field Encoding . . . . .	6-6
Table 6-8 mod r/m Field Encoding Dependent on w Field . . . . .	6-7
Table 6-9 reg Field. . . . .	6-7
Table 6-10 sreg3 Field Encoding . . . . .	6-8
Table 6-11 sreg2 Field Encoding . . . . .	6-8
Table 6-12 ss Field Encoding . . . . .	6-9
Table 6-13 index Field Encoding . . . . .	6-9
Table 6-14 mod base Field Encoding . . . . .	6-10
Table 6-15 CPUID Data Returned When EAX=0 . . . . .	6-11
Table 6-16 CPUID Data Returned When EAX=1 . . . . .	6-11
Table 6-17 CPU Clock Count Abbreviations. . . . .	6-13
Table 6-18 Flag Abbreviations . . . . .	6-13
Table 6-19 Action of Instruction on Flag. . . . .	6-13
Table 6-20 IBM 6x86 CPU Instruction Set Clock Count Summary . . . . .	6-14
Table 6-21 FPU Clock Count Table Abbreviations . . . . .	6-29
Table 6-22 IBM 6x86 FPU Instruction Set Summary . . . . .	6-30