AP-468

APPLICATION BRIEF

Serial Port Mode 0 8X9XBH/KB/KC/KD

RICHARD N. EVANS APPLICATIONS ENGINEER

February 1995

Order Number: 272245-001

Information in this document is provided in connection with Intel products. Intel assumes no liability whatsoever, including infringement of any patent or copyright, for sale and use of Intel products except as provided in Intel's Terms and Conditions of Sale for such products.

Intel retains the right to make changes to these specifications at any time, without notice. Microcomputer Products may have minor variations to this specification known as errata.

*Other brands and names are the property of their respective owners.

†Since publication of documents referenced in this document, registration of the Pentium, OverDrive and iCOMP trademarks has been issued to Intel Corporation.

Contact your local Intel sales office or your distributor to obtain the latest specifications before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from:

Intel Corporation P.O. Box 7641 Mt. Prospect, IL 60056-7641

or call 1-800-879-4683

COPYRIGHT © INTEL CORPORATION, 1996

Serial Port Mode 0 8X9XBH/KB/KC/KD

CONTENTS	PAGE	CONTENTS	PAGE
ABSTRACT	1	TRANSMIT	3
METHOD OF OPERATION	1	EXAMPLE USING MODE 0	3
Timing Considerations		HARDWARE	
SETTING UP THE CONTROL		OR Gate	3
REGISTERS	2	DIP Switch	3
RECEIVE	3	SOFTWARE	5

ABSTRACT

This application brief explains how to program the MCS®-96 device to operate the serial port in synchronous mode. A 4-bit multiplier which utilizes mode 0 with a port expansion circuit is presented.

METHOD OF OPERATION

The serial port can be operated in a synchronous mode. This mode was intended for port expansion using shift registers. For example, the TXD pin is used to clock both input and output data on RXD. The data is always one byte in length. Whenever a write to the serial port buffer (SBUF) is performed, a train of eight pulses is sent out TXD to clock the outgoing byte. Likewise, whenever SBUF is read, a train of eight pulses is sent out TXD to clock in the byte being read. See the synchronous serial mode timing diagram shown in Figure 1.

Timing Considerations

All timings associated with the serial port are relative to T_{OSC} . Therefore, the timings are fixed whether XTAL1 or T2CLK clocks the baud rate generator.

- $\begin{array}{ll} T_{DVXH} & \mbox{Input Data Setup to Clock (TXD) Rising} \\ \mbox{Edge. In other words, the data has to be valid at T_{DVXH} before the next TXD pulse rises.} \end{array}$
- $\begin{array}{ll} T_{QVXH} & \mbox{Output Data Setup to Clock (TXD) Rising} \\ \mbox{Edge. The output bit will be valid before the} \\ rising edge of the next TXD pulse for \\ T_{QVXH}. \end{array}$


AB-46

NOTE:

See the A.C. Characteristics in the datasheets for the timing specifications.

Baud Rate

Baud rate is a misused term. Baud rate is often used interchangeably with bits per second (BPS). This substitution is not always true though. Baud rate is the speed at which packets of information are passed per second. It just so happens that with the MCS-96 family the length of the information packet is 1 bit. Hence, the baud rate measurement is the same as the bits per second (BPS) for the MCS-96 serial port. The MCS-96 has a 15-bit baud rate generator. The most significant bit (bit 15) determines the clock source (XTAL1 or T2CLK). There is a baud rate register (location 0EH). This register is a byte wide. When loading the baud rate register it must be written twice: first, the least significant byte must be written to location 0EH, then the most significant byte. See equation 1 for the baud rate register formula.



Equation 1: Serial Port Synchronous Mode 0 Baud Rate Register Equations

Setting up the baud rate generator is easy. The example code (code 1) shows how to configure the baud rate generator to run at 9600 baud with a 16 MHz crystal.




Figure 1. Important Timings for Serial Port Mode 0

BAUD_VALUE EQU OEH

; BAUD RATE REGISTER

CSEG AT 2080H LDB BAUD_VALUE,40H LDB BAUD_VALUE,83H

; SET UP BAUD RATE GENERATOR FOR

(09H) INT_MASK

X1XX-XXXX

; FOR 9600 BAUD AT A 16MHz CRYSTAL FREQUENCY

Code 1: Setting up Baud Rate Generator in Mode 0

SETTING UP THE CONTROL REGISTERS

(16H) IOC1

XX1X-XXXX

SELECT TXD / SELECT P2.0

272245-2

There are a few control registers that need to be utilized for mode 0 operation. First, since TXD is shared on the same pin as P2.0, we need to select the TXD function of that pin. This is accomplished by setting bit 5 in IOC1 (16H).

(11H) SP_CON

XXXX-XX00

01 MODE 1 10 MODE 2 11 MODE 3 RECEIVER ENABLE / RECEIVER DISABLE 272245-3

In order to set the serial port to operate in mode 0, the serial port control register (SP_CON 11H) needs to be initialized. Bits 0 to 1 set the mode. Hence, setting them to zero enables mode 0. Also, in the SP_CON is the receiver enable bit. Setting this bit (bit 3) enables the receiver (see RECEIVE).

(11H) SP_STAT

XXXX-XXXX XMIT DONE / XMIT NOT DONE RECEIVE DONE / RECEIVE NOT DONE 272245-4

The serial port status register (SP_STAT 11H) is located at the same address as SP_CON. Writing to address 11H loads the serial port control register. Reading from 11H will read from the serial port status register (SP_STAT). Two status bits of importance are RI and TI. When set they indicate a receive completion or a transmit completion respectively. The RI and TI bits are cleared by reading SP_STAT. _____

(200CH) SERIAL PORT interrupt vector location.

SERIAL PORT IRPT/ S.P. DON'T IRPT

NOTE:

This interrupt is available on the 8X9X, KB, KC and KD.

There are two ways to monitor the status of the receiver and/or the transmitter. One is by polling the SP_STAT register (specifically RI and TI), the other is by using interrupts. RI is set whenever the receiver is done receiving one byte in mode 0. Likewise, TI is set whenever the transmitter has sent out one byte in mode 0. If the SERIAL PORT interrupt is masked in, then a rising edge on RI or TI causes the SERIAL PORT interrupt to be taken. The SERIAL PORT interrupt bit in INT_MASK (09H) is the inclusive OR of RI and TI. Hence, either RI or TI can cause a SERIAL PORT interrupt. Therefore, once the interrupt routine is entered, SP_STAT has to be tested to determine which interrupt (RI or TI) occurred.

(12H) INT_MASK1

XXXX-XXXX

L TRANSMIT INTERRUPT - RECEIVE INTERRUPT 272245-6

(2030H) TI vector location (2032H) RI vector location

NOTE:

These interrupts are available on the KB, KC, and KD—not on the 8X9X.

Additional interrupt vectors exist on the KB, KC and KD which make it easier to write code for the serial port. To interrupt on just the receive completion, the RI interrupt vector can be masked in. Similarly, the TI interrupt has a separate vector for transmit completion.



272245-5

RECEIVE

Reading the SP_STAT register always clears the RI bit and TI bit. If the RI bit is cleared while the RECEIVER ENABLE bit (bit 3 in SP_CON) is high, then another reception is started. Hence, it is possible to start another reception and overwrite the previous one. Therefore, don't poll SP_STAT to monitor the receiver. Use the serial port interrupt, the receive interrupt vector, or INT_PEND1 (KB, KC and KD) to test the RI bit for receive completion.

It is a good programming practice to use the serial port interrupt or the RI interrupt for testing the RI bit. First, load the interrupt vector location with the appropriate ISR routine address. Next, enable the interrupt using either INT_MASK or INT_MASK1 depending on which interrupt is chosen. Now, enable interrupts using the EI instruction. Then, disable the receiver by clearing bit 3 in SP__CON. Now the receiver is in a known state. To start a reception initiate a rising edge on the receiver enable bit (set bit 3 in SP_CON). When the service routine is entered, disable interrupts (i.e., PUSHF or PUSHA) and read SBUF (07H) to obtain the received byte. To start another reception, clear the RI bit by reading SP_STAT. Then, enable interrupts (i.e., POPF or POPA), and return from the interrupt service routine. Clearing the RI bit while the receiver is enabled starts a reception and allows another serial port or receive interrupt to occur. To disable the receiver simply clear the RECEIVER ENABLE bit in SP_CON. See the programming example in the following pages.

TRANSMIT

Transmitting a byte is much more straightforward. First, load SBUF (07H) with the byte to be transmitted. Two methods can be used to detect when transmit completion occurs: polling TI in SP_STAT, or using the serial port interrupt or TI interrupt (KB, KC and KD). Once again, using an interrupt to detect transmit complete is good programming practice.

To set up the transmit interrupt service routine, load the address of the ISR into either the serial port interrupt vector (200CH) or the TI interrupt vector (2030H). As with receive, mask in the appropriate interrupt using either INT_MASK or INT_MASK1. Enable interrupts with EI and load SBUF with the byte to transmit.

When the interrupt service routine is entered disable interrupts (i.e., PUSHF or PUSHA). After the routine is executed another transmit can be started by loading SBUF again. Clear the TI bit in SP_STAT by reading SP_STAT. This action allows another transmit or serial interrupt to occur. Enable interrupts before returning from the service routine (i.e., POPF or POPA). When the next transmit is done, another interrupt occurs (serial or transmit).

EXAMPLE USING MODE 0

A programming example is included to demonstrate most of the above procedures for implementing mode 0. An evaluation board was used in conjunction with an I/O port expansion circuit to test out the following code. The program reads in one byte from an external shift register. Then it multiplies the lower nibble by the upper nibble. The product is transmitted to another external shift register and is displayed on LEDs. The largest product is 0E1H which is 0FH x 0FH.

HARDWARE

The schematic for this example is pictured in Figure 2. The data-in byte is generated by a DIP switch attached to a parallel-in serial-out shift register (74LS165). The output display is simply eight LEDs. The clock (TXD) is used to clock the parallel-in serial-out shift register (74LS165). This (74LS165) register has two modes: a shift mode and a load mode. When the transmit part of the circuit is activated, the 74LS165 is put into LOAD mode so the transmit shift register is not interfered with. To enable the transmit circuit, the TXD clock is gated to the 74LS164 (serial-in parallel-out). The transmit circuit is enabled by the active low signal ENABLE. The RXD line is used for receiving and transmitting.

Inverter

The inverter (74LS05) has an open-collector output. A weak (15K) pull-up is used at the output. The purpose of the weak pull-up is so the RXD (when used as an output) can drive the data on RXD high or low. If a regular inverter were used, then contention would exist between RXD (when used as an output) and the inverter output. Notice that the input to the inverter is \overline{QH} , hence the output of the inverter is the actual data QH.

OR Gate

The OR gate is a switch for the TXD clock. TXD is at one input. The other input is the $\overline{\text{ENABLE}}$ line (from P2.6). When the $\overline{\text{ENABLE}}$ line is low, TXD passes freely through the OR gate. However, when $\overline{\text{ENABLE}}$ is high, the output of the OR gate is always high. As a result there are no transistions at the output of the OR gate and the 74LS164 is not clocked.

DIP Switch

The DIP switch is weakly pulled high (switch off) and strongly driven low (switch on).




Figure 2. I/O Port Expansion and Example Schematic

SOFTWARE

See the program listing for the software part of this example. Only the serial port interrupt is used in this example. Hence, this program is compatible with 8X9XBH, KB, KC and KD. The flow chart in Figure 3 illustrates the algorithm.




Figure 3. Flowchart of Example Mode 0 Program

During the initialize procedure the control registers are set to a known state. The serial port interrupt is masked in. Then the TXD function is enabled on its respective pin. Next, the baud rate is set. The baud rate generator can be clocked by either XTAL1 or T2CLK.

Now, the first receive is started. The shift register must be loaded with the DIP switch byte. Hence, a procedure is called to load the shift register and to set the register to shift mode. Port 2 is used to output control signals to the shift register and the transmit enable gate. Clearing P2.7 loads the shift register. Setting P2.7 puts the register in shift mode. Furthermore, to allow TXD to clock the transmit shift register P2.6 must be cleared. Setting P2.6 disables the TXD clock to the transmit shift register. Port 2 is diagrammed below:

(10H) PORT 2



The next step in starting a receive in this example is to disable the clock to the transmit circuit (see above). P2.6 is set by performing a logical OR. Next, mode 0 is selected and the receiver is disabled by clearing all bits in SP_CON. Now, a rising edge on the REN bit is initiated by setting bit 3 in SP_CON. Finally, SP_STAT is cleared by reading it. Note that a special procedure was used to clear SP_STAT. This routine only needs to be called for the 8X9XBH (see techbit MC3391). The KB, KC and KD can simply do a LDB temp, SP_STAT.

The foreground loop is entered until an interrupt occurs. There is only one interrupt routine—the serial port interrupt service routine. The first step in an interrupt routine is to disable other interrupts and save the flags. Next, the receiver is disabled by clearing SP_CON. Then, the TXD clock to the transmit circuitry is disabled by setting P2.6. The completion bits RI and TI are cleared (call SP_STAT_rd) to allow for the next interrupt. SP_IMAGE is returned from the SP_STAT_rd procedure. SP_IMAGE contains the status of the serial port upon entry into the service routine. The RI bit is tested in SP_IMAGE for receive completion.

If a receive just finished, then a transmit is initiated. First, the received byte is read in. Then, the nibbles are multiplied. The TXD clock to the transmit circuitry is enabled and the transmit is initiated.

Now, if a transmit caused the interrupt, then a receive is started. First, the external shift register is loaded by calling "load_shift_reg". Then, the receiver is enabled. A rising edge on REN starts another reception. The RI bit has already been cleared because SP_STAT_rd was called. Hence, when the interrupt service routine is exited, the POPF enables interrupts and allows for the receive interrupt to occur.

Once again, the foreground loop is entered to await another interrupt.

AB-46

intel

* TITLE:		demonstration	*
* AUTHOR:		d N. Evans	*
* DATE: * DESCRIPTION:	March	11, 1992	*
	ogram d	emonstrates the r	eceive and transmit *
			program is tailored for *
			le with the KB and KC. * an MCS-96 Eval Board *
			80C196KC running at *
* 12MHz.			
			te from the receive * er nibble by the lower *
			t via the transmit *
* buffer. The	produc	t is one byte in	length. *
			ary. The serial port *
			ther a receive or * ve done caused the *
			iplied and the product *
			it done caused the *
** 1nterrupt, t	nen a r ******	eceive is initiat ******	ed. ************************************
Sinclude (sfrs.	equ) ******	*****	*****
NE NEOK NOV	Foll	76543210	
INT_MASK_MSK	EQU	01000000B	TIMER OVERFLOW
		+	A/D CONVERSION COMPLETE
		+	HSI DATA AVAILABLE
		+	HIGH SPEED OUTPUTS HSI.0 PIN
			SOFTWARE TIMER
:		+	SERIAL PORT
1		+	EXTERNAL INTERRUPT (EXTINT OR P0.7 PIN)
OC1 MSK	EQU	00100000B	
; —			SELECT PWM / #SELECT P2.5
		+	· EXTERNAL INTERRUPT ACH7 / #EXTINT · TIMER 1 OVERFLOW INTERRUPT ENABLE / #DISABLE
			TIMER 2 OVERFLOW INTERRUPT ENABLE / #DISABLE
;		+	HSO.4 OUTPUT ENABLE / #DISABLE
			· SELECT TXD / #SELECT P2.0 · HSO.5 OUTPUT ENABLE / #DISABLE
7			· HSI INTERRUPT FIFO FULL / #HOLDING REGISTER
;			LOADED
KMIT_OFF	EQU		;TRANSMIT OFF, USE: "OR"
-			DISABLE CLOCK TO XMIT CIRCUITRY / #ENABLE
; KMIT ON	EQU		SHIFT / #LOAD FOR 74LS165 ;TRANSMIT ON, "AND" MASK
; 	720	+	 DISABLE CLOCK TO XMIT CIRCUITRY / #ENABLE
BAUD_RATE_LO	EQU		;FASTEST RATE FOR MODE 0 -> 1.5MBAUD BH,JF ;AND 3MBAUD FOR KB,KC AT 12 MHZ
BAUD_RATE_HI	EQU	80H	;USE XTAL1 TO CLOCK BAUD RATE GENERATOR
LOAD SR MSK	EQU		;LOAD SHIFT REGISTER
		1000000B	- SHIFT / #LOAD FOR 74LS165 ;PUT SHIFT REG IN SHIFT MODE, USE "OR"
; SHIFT	EQU		- SHIFT / #LOAD FOR 74LS165
; SHIFT ;			
; SHIFT ; RB8RPE_MSK ;	EQU EQU	01111111B	;MASK FOR SP_STAT RB8/RPE BIT - RB8/RPE IN SP_STAT
; SHIFT ; RB8RPE_MSK ; RI_BNO	EQU EQU	01111111B + 06H	;MASK FOR SP_STAT RB8/RPE BIT - RB8/RPE IN SP_STAT ;BIT NUMBER OF RI IN SP_STAT
; SHIFT ; RB8RPE_MSK ; RI_BNO TI_BNO	EQU EQU EQU	01111111B + 06H 05H	;MASK FOR SP_STAT R88/RPE BIT - R88/RPE IN SP_STAT ;BIT NUMBER OF RI IN SP_STAT ;BIT NUMBER OF TI IN SP_STAT
; SHIFT ; RB&RPE_MSK ; RI_BNO II_BNO RECV_ENABLE	EQU EQU	01111111B + 06H 05H 00001000B	;MASK FOR SP_STAT RB8/RPE BIT - RB8/RPE IN SP_STAT ;BIT NUMBER OF RI IN SP_STAT ;BIT NUMBER OF TI IN SP_STAT ;SP_CON
; SHIFT ; REB@RPE_MSK ; RI_BNO RECV_ENABLE ;	EQU EQU EQU	01111111B + 06H 05H 00001000B	;MASK FOR SP_STAT RB8/RPE BIT - RB8/RPE IN SP_STAT ;BIT NUMBER OF RI IN SP_STAT ;BIT NUMBER OF TI IN SP_STAT
; SHIFT ; RB8RPE_MSK ; RI_BNO TI_BNO RECV_ENABLE ; NIBBLE_SIZE UP_NIBBLE_MSK	EQU EQU EQU EQU EQU EQU	01111111B +	;MASK FOR SP_STAT RB8/RPE BIT - RB8/RPE IN SP_STAT ;BIT NUMBER OF TI IN SP_STAT ;BIT NUMBER OF TI IN SP_STAT ;SP_CON RECEIVER ENABLE ;THE LENGTH OF A NIBBLE IN BITS ;MASK OFF UPPER NIBBLE OF A BYTE
; SHIFT ; RB&RPE_MSK ; II_BNO RECV_ENABLE ; NIBBLE_SIZE UP_NIBBLE_MSK CODE_START	EQU EQU EQU EQU EQU EQU EQU	01111111B +	;MASK FOR SP_STAT R88/RPE BIT - R88/RPE IN SP_STAT ;BIT NUMBER OF FI IN SP_STAT ;SP_CON - RECEIVER ENABLE ;THE LENGTH OF A NIBBLE IN BITS ;MASK OFF UPPER NIBBLE OF A BYTE ;STARTING ADDRESS OF CODE
; SHIFT ; RB8RPE_MSK ; RI BNO TI_BNO RECV_ENABLE NIBBLE_SIZE UP NIBBLE_SIZE UP NIBBLE_MSK CODE_START TOP_STACK	EQU EQU EQU EQU EQU EQU EQU EQU	01111111B + 06H 05H 00001000B + 04H 00001111B 2080H 0F0H	;MASK FOR SP_STAT R88/RPE BIT - R88/RPE IN SP_STAT ;BIT NUMBER OF FI IN SP_STAT ;BIT NUMBER OF TI IN SP_STAT ;SP_CON - RECEIVER ENABLE ;THE LENGTH OF A NIBBLE IN BITS ;MASK OFF UPPER NIBBLE OF A BYTE ;STARTING ADDRESS OF CODE ;TOP OF STACK ADDRESS
; SHIFT ; RB8RPE_MSK ; RI BNO TI_BNO RECV_ENABLE ; NIBBLE_SIZE UP_NIBBLE_MSK CODE_START TOP_STACK	EQU EQU EQU EQU EQU EQU EQU	01111111B +	;MASK FOR SP_STAT RE8/RPE BIT - RE8/RPE IN SP_STAT ;BIT NUMBER OF FI IN SP_STAT ;SP_CON - RECEIVER ENABLE ;THE LENGTH OF A NIBBLE IN BITS ;MASK OFF UPPER NIBBLE OF A BYTE ;STARTING ADDRESS OF CODE

6

temp:		dsb 1		;a temporary register	
nltpli	er:	dsb 1		;multiplier (upper nibble in byte read in)	
				;lower nibble in mltplier byte register	
nltpli	cand:	dsb 1		;multiplicand (lower nibble in byte read in)	
oroduc	÷۰	dsw 1		;lower nibble in mltplicand register ;lower byte contains product	
sp_ima		dsb 1		contains serial port status	
_					
				****************	* * *
cseg	at dcw	SP_IRPT_V serial is:			
	acm	berrar_ibi			
****	******	******	******	*****	***
seg	at	CODE_STAR			
	ld	sp,#TOP_ST	CACK	;set the stack pointer to the top of the stack	
	di call	init		; initialize registers and start reception	
	ei	THIC		, initialize registers and start reception	
Foregr	ound:				
-	br	foreground	i	;wait for interrupt	
*****	******	*******	******	*****	***
	ial isr				*
*		outine serv	ices the s	erial port interrupt. If	*
	eceive o	r transmit	is done, t	hen the RI and TI bits get	*
		s routine i			*
*				errupt, then the byte is	*
				es are multiplied together. to the serial buffer which	*
		transmit.	a written	to the serial barrer which	*
*			sed the in	terrupt. Then that means a	*
* pro				RXD pin. So, a receive is	*
* ini	tiated to	o get the n	ext byte.		*
*					*
* * INP		sbuf	mltpligr	mitplicand port? shuf an image	*
* * INP * OUT	PUT:	product,		mltplicand, port2, sbuf, sp_image at, (plus OUTPUT)	
* INP * OUT * CHAI	PUT: NGED:	product, temp, sp	con, sp_st	mltplicand, port2, sbuf, sp_image at, (plus OUTPUT) ************************************	* * *
* * INP * OUT * CHAI *****	PUT: NGED: ********	product, temp, sp	con, sp_st	at, (plus OUTPUT)	* * *
* * INP * OUT * CHAI *****	PUT: NGED: ********* 	product, temp, sp_ *****	con, sp_st	at, (plus OUTPUT) ************************************	* * *
* * INP * OUT * CHAI *****	PUT: NGED: ********* _isr: pushf clrb	product, temp, sp_ ************************************	con, sp_st *********	at, (plus OUTPUT) ************************************	* * *
* * INP * OUT * CHAI *****	PUT: NGED: ********* isr: pushf clrb ldb	product, temp, sp_ ************ sp_con port2,#XMI	con, sp_st **********	at, (plus OUTPUT) ************************************	* * *
* INP * OUT * CHAI	PUT: NGED: ********* _isr: pushf clrb	product, temp, sp_ ************ sp_con port2,#XMI sp_stat_ro	con, sp_st ************************************	at, (plus OUTPUT) ************************************	* * *
* * INP * OUT * CHAI *****	PUT: NGED: ********* jushf clrb ldb call jbs call	product, temp, sp_ ************ sp_con port2,#XMI sp_stat_ro	con, sp_st ********** T_OFF i I_BNO,get_	at, (plus OUTPUT) ************************************	* * *
* * INP * OUT * CHAI *****	PUT: NGED: ********* pushf clrb ldb call jbs call ldb	<pre>sp_con sp_stat_co sp_image,F load_shift sp_con,#RE</pre>	con, sp_st *********** T_OFF T_NFF T_NO,get_ reg GV_ENABLE	<pre>at, (plus OUTPUT) ************************************</pre>	* * *
* * INP * OUT * CHAI *****	PUT: NGED: ********* jushf clrb ldb call jbs call	<pre>sp_con sp_stat_rc sp_image,F load_shift</pre>	con, sp_st *********** T_OFF T_NFF T_NO,get_ reg GV_ENABLE	<pre>at, (plus OUTPUT) ************************************</pre>	* * *
* * INP * OUT * CHA ***** ;erial	PUT: NGED: ********* pushf clrb ldb call jbs call ldb br	<pre>sp_con sp_stat_co sp_image,F load_shift sp_con,#RE</pre>	con, sp_st *********** T_OFF T_NFF T_NO,get_ reg GV_ENABLE	<pre>at, (plus OUTPUT) ************************************</pre>	* * *
* * INP * OUT * CHA ***** ;erial	PUT: NGED: ********* pushf clrb ldb call jbs call ldb	<pre>sp_con port2,#XMI sp_stat_rc sp_image,F load_shift sp_con,#RE serial_isr</pre>	con, sp_st *********** T_OFF T_NFF T_NO,get_ reg GV_ENABLE	<pre>at, (plus OUTPUT) ************************************</pre>	* * *
* * INP * OUT * CHA ***** ;erial	PUT: NGED: isr: pushf clrb ldb call jbs call ldb br byte:	<pre>sp_con sp_stat_co sp_image,F load_shift sp_con,#RE</pre>	con, sp_st *********** i L_DNO,get_ reg CV_ENABLE c_end	<pre>at, (plus OUTPUT) ************************************</pre>	* * *
* * INP * OUT * CHA ***** ;erial	PUT: NGED: ********* jushf clrb ldb call jbs call ldb br byte: ldb ldb shrb	<pre>sp_con port2,#XMI sp_stat_rc sp_stat_rc sp_image,F load_shift sp_con,#RE serial_isi temp,sbuf mltplier,t mltplier,t</pre>	con, sp_st ************************************	<pre>at, (plus OUTPUT) ************************************</pre>	* * *
* * INP * OUT * CHA ***** ;erial	PUT: NGED: ********* clrb ldb call jbs call ldb br byte: ldb ldb shrb andb	<pre>product, temp, sp_ sp_con port2,#XMI sp_stat_rco sp_image,F load_shift sp_con,#RE serial_isi temp,sbuf mltplier,f mltplier,f</pre>	con, sp_st *********** T_OFF d I CV_ENABLE c_end ************************************	<pre>at, (plus OUTPUT) ************************************</pre>	* * *
* * INP * OUT * CHA ***** ;erial	PUT: NGED: ********* isr: pushf clrb ldb call jbs call ldb br ldb ldb ldb shrb andb ldb	<pre>sp_con port2,#XMI sp_stat_rc sp_image,F load_shift sp_con,#RE serial_isr temp,sbuf mltplier,f mltplier,f mltplier,f</pre>	con, sp_st ********** T_OFF {I_BNO,get_ reg .CV_ENABLE r_end :emp NNIBBLE_SIZ UP_NIBBLE_SIZ UP_NIBBLE_SIZ	<pre>at, (plus OUTPUT) ************************************</pre>	* * *
* INP * OUT * CHA ***** serial	PUT: NGED: ********* clrb ldb call jbs call ldb br byte: ldb ldb shrb andb	<pre>sp_con port2,#XMI sp_stat_rc sp_image,F load_shift sp_con,#RE serial_isr temp,sbuf mltplier,f mltplier,f mltplier,f</pre>	con, sp_st *********** T_OFF {reg .CV_ENABLE r_end :emp NNIBBLE_SIZ UP_NIBBLE_SIZ UP_NIBBLE_SIZ	<pre>at, (plus OUTPUT) ************************************</pre>	* * *
* INP * OUT * CHA ***** serial	PUT: NGED: ********* isr: pushf clrb ldb call jbs call ldb br ldb ldb ldb shrb andb ldb	<pre>sp_con port2,#XMI sp_stat_ro sp_image,F load_shift sp_con,#RE serial_isi temp,sbuf mltplier,f mltplier,f mltplicand</pre>	con, sp_st ********** i I_OFF i I_ENO,get_ :_reg CCV_ENABLE :_end NIBBLE_SIZ UP_NIBBLE_ I,temp i,#UP_NIBBI	<pre>at, (plus OUTPUT) ************************************</pre>	* * *
* INP * OUT * CHA ***** serial	PUT: NGED: ********* _isr: pushf clrb ldb call jbs call ldb br br br br bdb ldb ldb ldb ldb andb	<pre>sp_con port2,#XMI sp_stat_ro sp_image,F load_shift sp_con,#RE serial_isi temp,sbuf mltplier,f mltplier,f mltplicand</pre>	con, sp_st ********** T_OFF {I_BNO,get_ reg CV_ENABLE r_end NIBBLE_SIZ UP_NIBBLE_SIZ UP_NIBBLE_SIZ UP_NIBBLE_SIZ UP_NIBBLE_SIZ UP_NIBBLE_SIZ UP_NIBBLE_SIZ UP_NIBBLE_SIZ	<pre>at, (plus OUTPUT) ;save flags, disable irpts ;disable the receiver ;disable the transmit circuitry ;get sp_image byte ;if receive irpt, goto receive routine ;load shift register, put in shift ;transmit done so enable receiver ;exit isr ;read the received byte ;multiplier is the upper nibble in byte recvd E ;shift out the lower nibble and keep upper MSK ;preserve multiplier nibble ;get multiplicand nibble from byte .E_MSK ;mask off multiplier nibble</pre>	* * *
* * INP * OUT * CHA ***** ;erial	PUT: NGED: ********* jushf clrb ldb call jbs call ldb br br br br bdb ldb ldb andb ldb andb	<pre>sp_con port2,#XMI sp_stat_roc sp_image,F load_shift sp_con,#RE serial_isi temp,sbuf mltplier,f mltplier,f mltplier,mltplicand product,ml</pre>	con, sp_st ********** T_OFF i I_BNO,get_ :_reg CCV_ENABLE r_end NIBBLE_SIZ UP_NIBBLE_ 1,temp a,#UP_NIBBLE .tplier,mlt T_ON	<pre>at, (plus OUTPUT) ;save flags, disable irpts ;disable the receiver ;disable the transmit circuitry ;get sp_image byte ;if receive irpt, goto receive routine ;load shift register, put in shift ;transmit done so enable receiver ;exit isr ;read the received byte ;multiplier is the upper nibble in byte recvd E ;shift out the lower nibble and keep upper MSK ;preserve multiplier nibble ;get multiplicand nibble from byte E_MSK ;mask off multiplier nibble cplicand ;multiply and get product ; in load mode.</pre>	* * *
* INP * OUT * CHA ***** serial	PUT: NGED: ********* isr: pushf clrb ldb call jbs call ldb br ldb ldb ldb shrb andb ldb andb	<pre>sp_con port2,#XMI sp_stat_rc p_image,F load_shift sp_con,#RE serial_isr temp,sbuf mltplier,t mltplier,f mltplier,f mltplicanc mltplicanc</pre>	con, sp_st ********** T_OFF i I_BNO,get_ :_reg CCV_ENABLE r_end NIBBLE_SIZ UP_NIBBLE_ 1,temp a,#UP_NIBBLE .tplier,mlt T_ON	<pre>at, (plus OUTPUT) ************************************</pre>	* * *
* * INP * OUT * CHAI ****** erial get_	PUT: NGED: ********* isr: pushf clrb ldb call ldb br byte: ldb ldb shrb andb ldb andb ldb andb	<pre>sp_con port2,#XMI sp_stat_rc sp_image,F load_shift sp_con,#RE serial_isr temp,sbuf mltplier,t mltplier,t mltplier,f mltplicanc product,ml port2,#XMI</pre>	con, sp_st ********** T_OFF i I_BNO,get_ :_reg CCV_ENABLE r_end NIBBLE_SIZ UP_NIBBLE_ 1,temp a,#UP_NIBBLE .tplier,mlt T_ON	<pre>at, (plus OUTPUT) ************************************</pre>	* * *
* * INP * OUT * CHAI ****** erial get_	PUT: NGED: ********* jushf clrb ldb call jbs call ldb br br br br bdb ldb ldb andb ldb andb	<pre>sp_con port2,#XMI sp_stat_rc sp_image,F load_shift sp_con,#RE serial_isr temp,sbuf mltplier,t mltplier,t mltplier,f mltplicanc product,ml port2,#XMI</pre>	con, sp_st ********** T_OFF i I_BNO,get_ :_reg CCV_ENABLE r_end NIBBLE_SIZ UP_NIBBLE_ 1,temp a,#UP_NIBBLE .tplier,mlt T_ON	<pre>at, (plus OUTPUT) ;save flags, disable irpts ;disable the receiver ;disable the transmit circuitry ;get sp_image byte ;if receive irpt, goto receive routine ;load shift register, put in shift ;transmit done so enable receiver ;exit isr ;read the received byte ;multiplier is the upper nibble in byte recvd E ;shift out the lower nibble and keep upper MSK ;preserve multiplier nibble ;get multiplicand nibble from byte E_MSK ;mask off multiplier nibble cplicand ;multiply and get product ; analy clock to transmit circuit, put shift re ; in load mode.</pre>	* * *
* * INP * OUT * CHAI ****** erial_ get_l	PUT: NGED: ********* pushf clrb ldb call jbs call ldb br byte: ldb ldb shrb andb ldb andb ldb andb ldb ldb	<pre>sp_con port2,#XMT sp_stat_rco sp_stat_rco sp_stat_rco sp_image,F load_shift sp_con,#RE serial_ist temp,sbuf mltplier,f mltplier,f mltplicand product,ml port2,#XMT sbuf,produ</pre>	con, sp_st *********** T_OFF I_BNO,get_ _reg CCV_ENABLE _end NIBBLE_SIZ UP_NIBBLE_ N,temp N,t	<pre>at, (plus OUTPUT) ************************************</pre>	₅d **** *
<pre>* INP * OUT * OUT * CHAN ****** serial get_] get_]</pre>	PUT: NGED: ********* _isr: pushf clrb ldb call jbs call ldb br br ldb ldb andb ldb andb ldb andb ldb	<pre>sp_con port2, #XMI sp_stat_rc sp_image,F load_shift sp_con,#RE serial_isr temp,sbuf mltplier,t mltplier,t mltplier,t mltplier,t sp_coduct,ml port2,#XMI sbuf,product</pre>	con, sp_st *********** T_OFF I_BNO,get_ _reg CCV_ENABLE _end NIBBLE_SIZ UP_NIBBLE_ N,temp N,t	<pre>at, (plus OUTPUT) ;save flags, disable irpts ;disable the receiver ;disable the transmit circuitry ;get sp_image byte ;if receive irpt, goto receive routine ;load shift register, put in shift ;transmit done so enable receiver ;exit isr ;read the received byte ;multiplier is the upper nibble in byte recvd EX ;shift out the lower nibble and keep upper MSK ;preserve multiplier nibble ;get multiplicand nibble from byte E_MSK ;mask off multiplier nibble plicand ;multiply and get product ;enable clock to transmit circuit, put shift re ;in load mode. ;start transmission of product ;restore flags, and enable irpts</pre>	₅d **** *
<pre>* INP * OUT * CHAI ***** serial get_] get_] ******</pre>	PUT: NGED: ********* _isr: pushf clrb ldb call jbs call ldb br ldb ldb ldb andb ldb andb ldb andb ldb andb ldb _isr_end: ret	<pre>product, temp, sp_ temp, sp_ port2, #XMI sp_stat_rr p_image,F load_shift sp_con, #RE serial_isr temp, sbuf mltplier,f mltplier,f mltplier,f mltplicanc product,ml port2, #XMI sbuf,produ : popf</pre>	<pre>con, sp_st ********** CT_OFF I</pre>	<pre>at, (plus OUTPUT) ;save flags, disable irpts ;disable the receiver ;disable the transmit circuitry ;get sp_image byte ;if receive irpt, goto receive routine ;load shift register, put in shift ;transmit done so enable receiver ;exit isr ;read the received byte ;multiplier is the upper nibble in byte recvd E ;shift out the lower nibble and keep upper MSK ;preserve multiplier nibble ;get multiplicand nibble from byte E_MSK ;mask off multiplier nibble cplicand ;multiply and get product ;in load mode. ;start transmission of product ;restore flags, and enable irpts ;return to calling procedure </pre>	≥g ****
* INP * OUT * CHA serial get_1 get_1 ******	PUT: NGED: ********* jushf clrb ldb call jbs call ldb br byte: ldb ldb andb ldb andb ldb andb ldb db andb ldb fret ************************************	<pre>sp_con port2,#XMI sp_stat_rc sp_image,F load_shift sp_con,#RE serial_isn temp,sbuf mltplier,f mltplier,f mltplier,f mltplier,f sbuf,produ sbuf,produ : popf</pre>	con, sp_st *********** I_OFF I_BNO,get_ reg CV_ENABLE end NIBBLE_SI2 UP_NIBBLE_SI2 UP_NIBBLE I,temp I,temp I,temp I,tent Itplier,mlt ttplier,mlt ttplier ttplier ttplier ttplier ittplier ittplier	<pre>at, (plus OUTPUT) ***********************************</pre>	≈d ≈d * * *
* * INP * OUT * CHAI ****** erial get] ****** * 10au * 74L	PUT: NGED: ********* _isr: pushf clrb ldb call jbs call ldb br br ldb ldb andb ldb andb ldb andb ldb shrrb andb ldb shrrb andb ldb shrb andb ldb shrb andb ldb shrb andb ldb	<pre>product, temp, sp_ temp, sp_ port2, #XMI sp_stat_rc sp_image,F load_shift sp_con, #RE serial_isr temp,sbuf mltplier,t mltplier,t mltplier,t mltplier,t sbuf,product,ml port2, #XMI sbuf,product : popf ***********************************</pre>	<pre>con, sp_st ********** CT_OFF CT_OFF CT_End CT_END,get_ :reg CTV_ENABLE CT_end :emp NIBBLE_SIZ VUP_NIBBLE_SIZ VUP_NIBBLE,temp i,#UP_NIBBL .tplier,mlt T_ON ect ********** ll load th w transiti</pre>	<pre>at, (plus OUTPUT) ; save flags, disable irpts ; disable the receiver ; disable the transmit circuitry ; get sp_image byte ; if receive irpt, goto receive routine ; load shift register, put in shift ; transmit done so enable receiver ; exit isr ; read the received byte ; multiplier is the upper nibble in byte recvd tE ; shift out the lower nibble and keep upper MSK ; preserve multiplier nibble ; get multiplicand nibble from byte tE multiplicand nibble from byte ; multiply and get product ; enable clock to transmit circuit, put shift re ; in load mode. ; start transmission of product ; restore flags, and enable irpts ; return to calling procedure e external shift register. The shift register is a on on the shift/#load pin, loads the shift register </pre>	≈d ≈d * * *
<pre>serial get_l get_l serial ****** * * * * * * * * * * * * * * *</pre>	PUT: NGED: ********* jushf clrb ldb call jbs call ldb br byte: ldb ldb ldb andb ldb andb ldb andb ldb shrb andb ldb shrb andb ldb shrb andb ldb shrb andb ldb call for shrb andb ldb ldb shrb andb ldb shrb andb ldb call for shrb andb ldb shrb andb ldb call for shrb andb ldb call call call for shrb andb ldb shrb andb ldb call call call call call call call shrb call shrb call call call call call call call cal	<pre>product, temp, sp_ temp, sp_ port2, #XMI sp_stat_rc sp_image,F load_shift sp_con, #RE serial_isr temp,sbuf mltplier,t mltplier,t mltplier,t mltplier,t sbuf,product,ml port2, #XMI sbuf,product : popf ***********************************</pre>	<pre>con, sp_st ********** CT_OFF CT_OFF CT_End CT_END,get_ :reg CTV_ENABLE CT_end :emp NIBBLE_SIZ VUP_NIBBLE_SIZ VUP_NIBBLE,temp i,#UP_NIBBL .tplier,mlt T_ON ect ********** ll load th w transiti</pre>	<pre>at, (plus OUTPUT) ***********************************</pre>	≥g ****
<pre>serial get_l serial serial ***** * load * 74L, * por</pre>	PUT: NGED: ********* isr: pushf clrb ldb call jbs call ldb br br ldb ldb ldb andb ldb andb ldb isr_end ret ********* Shift; S165. A ce, this	product, temp, sp_ temp, sp_ port2, #XMI sp_stat_rc port2, #XMI sp_image,F load_shift sp_con, #RE serial_isr temp, sbuf mltplier,t mltplier,t mltplier,t mltplier,t sbuf,product,ml port2, #XMI sbuf,product. popf	<pre>con, sp_st ********** CT_OFF CT_OFF CT_End CT_END,get_ :reg CTV_ENABLE CT_end :emp NIBBLE_SIZ VUP_NIBBLE_SIZ VUP_NIBBLE,temp i,#UP_NIBBL .tplier,mlt T_ON ect ********** ll load th w transiti</pre>	<pre>at, (plus OUTPUT) ; save flags, disable irpts ; disable the receiver ; disable the transmit circuitry ; get sp_image byte ; if receive irpt, goto receive routine ; load shift register, put in shift ; transmit done so enable receiver ; exit isr ; read the received byte ; multiplier is the upper nibble in byte recvd tE ; shift out the lower nibble and keep upper MSK ; preserve multiplier nibble ; get multiplicand nibble from byte tE multiplicand nibble from byte ; multiply and get product ; enable clock to transmit circuit, put shift re ; in load mode. ; start transmission of product ; restore flags, and enable irpts ; return to calling procedure e external shift register. The shift register is a on on the shift/#load pin, loads the shift register </pre>	≥g **** ****
get_] get_1 serial serial serial serial	PUT: NGED: ********* isr: pushf clrb ldb call jbs call ldb br br ldb ldb ldb andb ldb andb ldb isr_end ret ********* Shift; S165. A ce, this	product, temp, sp_ temp, sp_ port2, #XMI sp_stat_rc port2, #XMI sp_image,F load_shift sp_con, #RE serial_isr temp, sbuf mltplier,t mltplier,t mltplier,t mltplier,t sbuf,product,ml port2, #XMI sbuf,product. popf	<pre>con, sp_st ********** CT_OFF CT_OFF CT_End CT_END,get_ :reg CTV_ENABLE CT_end :emp NIBBLE_SIZ VUP_NIBBLE_SIZ VUP_NIBBLE,temp i,#UP_NIBBL .tplier,mlt T_ON ect ********** ll load th w transiti</pre>	<pre>at, (plus OUTPUT) ; save flags, disable irpts ; disable the receiver ; disable the transmit circuitry ; get sp_image byte ; if receive irpt, goto receive routine ; load shift register, put in shift ; transmit done so enable receiver ; exit isr ; read the received byte ; multiplier is the upper nibble in byte recvd tE ; shift out the lower nibble and keep upper MSK ; preserve multiplier nibble ; get multiplicand nibble from byte tE multiplicand nibble from byte ; multiply and get product ; enable clock to transmit circuit, put shift re ; in load mode. ; start transmission of product ; restore flags, and enable irpts ; return to calling procedure e external shift register. The shift register is a on on the shift/#load pin, loads the shift register </pre>	2g * * * * * * * * * *

7

AB-46

intel

;* OUTPUT: port2 load_shift_reg: port2,#SHIFT port2,#LOAD_SR_MSK port2,#SHIFT :make shift/#load high orb ;shift/#load goes low ;put in shift mode ;return to calling procedure andb orb ret ;* init ;* This procedure initializes some control registers and starts a receive. ;* ;* INPUT: ;* OUTPUT: sp_stat init: ldb int_mask, #INT_MASK_MSK ;allow serial port irpt iocl.#IOC1_MSK ;enable txd
baud_reg,#BAUD_RATE_LO ;set the baud rate generator 1db ldb baud_reg,#BAUD_RATE_HI load_shift_reg port2,#XMIT_OFF ldb ;load the shift register and put in shift mode call ; disable the clock to the transmit circuitry ; Disable receiver orb clrb sp_con sp_con, #RECV_ENABLE ;enable receiver and put in mode 0, start recept ldb call sp_stat_rd ;clear RI bit ;return to calling program ret ;* sp_stat_rd
;* sp_stat_rd
;* This subroutine will clear RI, TI, and RB8 in sp_stat. The other status bits are
;* preserved and returned in sp_image. This subroutine is meant to replace the
;* instruction "ldb sp_image, sp_stat". ;* ;* INPUT: ;* OUTPUT: ;* CHANGED: sp stat sp_image sp_stat_rd: ;clear status bits clrb sp image get status: ldb temp,sp_stat ;get current status ;accumulate status bits orb sp_image,temp temp,RI_BNO,get_status ;if ti is set, then read again temp,TI_BNO,get_status ;if ri is set, then read again, otherwise ti jbs jbs ; and ri are clear sp_image, #RB8RPE_MSK ;clear out the RB8/RPE bit andb ; include the most recent copy of $\ensuremath{\mathsf{RB8}}\xspace/\ensuremath{\mathsf{RPE}}\xspace$ orb sp_image,temp ret ;return to calling procedure end 272245-11