quick navigator
Products
Technologies
Development Tools
ApBUILDER
Application Notes
Datasheets
Design Examples
Development Tools
FAQ
Linecards
Manuals
Packaging Data
Papers
Price Quote & Ordering
Product Selector
Schematics
Software Support
Special Environments
Specification Updates
Technical Notes
Developer Home Contents Search Contact Us Support Intel(r)
MCS® 96 Microcontrollers-Technical Notes

    = document is not available on-line, select title to order document in hardcopy. Select this link to return to order form.
Event Processor Array
8XC196NP: 8XC196NP to 28F400BX Interface
8XC196NT/NP: BR/EBR Instruction Execution
Auto Programming the 87C196MC
Digital Filter Techniques Using the 80C196
Understanding EPA Capture Overruns
Understanding SSIO Clock Data Transmissions
High-Speed I/O
8XC196KB/KC/KD: Using the High Speed Input
Back to Basics: A/D Converter for the 8XC196KC/KD
Back to Basics: High Speed Input for the 8XC196KC/KD
Back to Basics: High Speed Output for the 8XC196KC/KD
Back to Basics: Interrupts for the 8XC196KC/KD Using Standard ISRs
Back to Basics: Serial I/O Port for the 8XC196KC/KD
Back to Basics: Watchdog Timer for the 8XC196KC/KD
Converting from the NMOS MCS(R) 96 Microcontoller Family Members to the CHMOS 8XC196KB
Generating Sine Waves With The 80c196kc/Kd's Pwm Generator
Generating Wait States for the 8XC196KB and 8XC196KC
Interrupt Driven 'C' Routine for using the Serial Port on the 196KC/KD
MCS(R) 96 Microcontollers: Back to Basics: Pulse Width Modulator on the 8XC196KC/KD
Running Project Builder Target Board for the 8XC196KD in Standalone Mode
Working Around The 8xC196 INST Signal Characteristics
196 Vertical Windows
Avoiding Data Corruption During Write and Reset in 8XC196 Designs
IOH1 and IIL Specifications Explanation
MCS(R) 96: Interfacing BookBlock Flash Memories to the MCS 96 Family
Vertical Windows on the 8XC196KC/KD
To top of page

* Legal Information © 1999 Intel Corporation