

# 11.0 Low-power Embedded Pentium<sup>®</sup> Processor with MMX<sup>™</sup> Technology Packaging Information

# 11.1 Differences from Desktop Processors

The following features have been eliminated in the low-power embedded Pentium processor with MMX technology: Upgrade, Dual Processing (DP), and Master/Checker functional redundancy.

Table 67 lists the corresponding pins that exist on the Pentium processor with MMX technology but have been removed on the low-power embedded Pentium processor with MMX technology.

Table 67. Signals Removed from the Low-Power Embedded Pentium<sup>®</sup> Processor with MMX™ Technology

Signal	Function
ADSC#	Additional Address Status. This signal is mainly used for large or standalone L2 cache memory subsystem support required for high-performance desktop or server models.
BRDYC#	Additional Burst Ready. This signal is mainly used for large or standalone L2 cache memory subsystem support required for high-performance desktop or server models.
CPUTYP	CPU Type. This signal is used for dual processing systems.
D/P#	Dual/Primary processor identification. This signal is only used for an upgrade processor.
FRCMC#	Functional Redundancy Checking. This signal is only used for error detection via processor redundancy and requires two Pentium processors (master/checker).
PBGNT#	Private Bus Grant. This signal is only used for dual processing systems.
PBREQ#	Private Bus Request. This signal is used only for dual processing systems.
PHIT#	Private Hit. This signal is only used for dual processing systems.
PHITM#	Private Modified Hit. This signal is only used for dual processing systems.



## 11.2 PPGA Pinout and Pin Descriptions

The text orientation on the top side view drawings in this section represents the orientation of the ink mark on the actual packages. (Note that the text shown in this section is not the actual text that will be marked on the packages).

Figure 45. PPGA Package Top Side View






Figure 46. PPGA Package Pin Side View






Table 68. Pin Cross Reference by Pin Name (PPGA Package) (Sheet 1 of 2)

Pin	Location	Pin	Location	Pin	Location	Pin	Location
			Ado	dress			
А3	AL35	A11	AL31	A19	AK22	A27	AG33
A4	AM34	A12	AL29	A20	AL21	A28	AK36
A5	AK32	A13	AK28	A21	AF34	A29	AK34
A6	AN33	A14	AL27	A22	AH36	A30	AM36
A7	AL33	A15	AK26	A23	AE33	A31	AJ33
A8	AM32	A16	AL25	A24	AG35		
A9	AK30	A17	AK24	A25	AJ35		
A10	AN31	A18	AL23	A26	AH34		
	l .		D	ata		l .	
D0	K34	D16	B32	D32	C15	D48	D04
D1	G35	D17	C31	D33	D16	D49	E05
D2	J35	D18	A33	D34	C13	D50	D02
D3	G33	D19	D28	D35	D14	D51	F04
D4	F36	D20	B30	D36	C11	D52	E03
D5	F34	D21	C29	D37	D12	D53	G05
D6	E35	D22	A31	D38	C09	D54	E01
D7	E33	D23	D26	D39	D10	D55	G03
D8	D34	D24	C27	D40	D08	D56	H04
D9	C37	D25	C23	D41	A05	D57	J03
D10	C35	D26	D24	D42	E09	D58	J05
D11	B36	D27	C21	D43	B04	D59	K04
D12	D32	D28	D22	D44	D06	D60	L05
D13	B34	D29	C19	D45	C05	D61	L03
D14	C33	D30	D20	D46	E07	D62	M04
D15	A35	D31	C17	D47	C03	D63	N03
			Co	ntrol			
A20M#	AK08	BREQ	AJ01	HITM#	AL05	PM1/BP1	R04
ADS#	AJ05	BUSCHK#	AL07	HLDA	AJ03	PRDY	AC05
AHOLD	V04	CACHE#	U03	HOLD	AB04	PWT	AL03
AP	AK02	D/C#	AK04	IERR#	P04	R/S#	AC35
APCHK#	AE05	DP0	D36	IGNNE#	AA35	RESET	AK20
BE0#	AL09	DP1	D30	INIT	AA33	SCYC	AL17
BE1#	AK10	DP2	C25	INTR/ LINT0	AD34	SMI#	AB34
BE2#	AL11	DP3	D18	INV	U05	SMIACT#	AG03
BE3#	AK12	DP4	C07	KEN#	W05	TCK	M34
BE4#	AL13	DP5	F06	LOCK#	AH04	TDI	N35
BE5#	AK14	DP6	F02	M/IO#	T04	TDO	N33
BE6#	AL15	DP7	N05	NA#	Y05	TMS	P34
BE7#	AK16	EADS#	AM04	NMI/LINT1	AC33	TRST#	Q33
BOFF#	Z04	EWBE#	W03	PCD	AG05	VCC2DET#	AL01
BP2	S03	FERR#	Q05	PCHK#	AF04	W/R#	AM06



Table 68. Pin Cross Reference by Pin Name (PPGA Package) (Sheet 2 of 2)

Pin	Location	Pin	Location	Pin	Location	Pin	Location	
BP3	S05	FLUSH#	AN07	PEN#	Z34	WB/WT#	AA05	
BRDY#	X04	HIT#	AK06	PM0/BP0	Q03			
	APIC							
PICCLK	H34	PICD0	J33	PICD1 [APICEN]	L35			
	Clock Control							
BF0	Y33	BF1	X34	BF2	W33	CLK	AK18	
STPCLK#	V34							

Table 69. No Connect, Power Supply and Ground Pin Cross Reference (PPGA Package)

			V	CC2			
A07	A15	J01	Q01	W01	AC01	AN09	AN15
A09	A17	L01	S01	Y01	AE01	AN11	AN17
A11	G01	N01	U01	AA01	AG01	AN13	AN19
A13							
	•	1	V <sub>C</sub>	ССЗ	•	•	
A19	A27	J37	Q37	U37	AA37	AG37	AN25
A21	A29	L37	S37	W37	AC37	AN29	AN23
A23	E37	L33	T34	Y37	AE37	AN27	AN21
A25	G37	N37	U33				
			V	SS			
B06	B20	K02	R36	X36	AF02	AM12	AM26
B08	B22	K36	T02	Z02	AF36	AM14	AM28
B10	B24	M02	T36	Z36	AH02	AM16	AM30
B12	B26	M36	U35	AB02	AJ37	AM18	AN37
B14	B28	P02	V02	AB36	AL37	AM20	
B16	H02	P36	V36	AD02	AM08	AM22	
B18	H36	R02	X02	AD36	AM10	AM24	
			No Coni	nect (NC)			
А	03	S	33	AC03		AN01	
А	37	S	35	AI	D04	AN03	
В	02	W	/35	Al	E03	AN	105
С	01	Y	03	Al	E35	AN	N35
Q	35	Y	35	Al	L19		
R	34	A	403	AN	M02		

**NOTE:** Shaded pins differ functionally from the Pentium<sup>®</sup> Processor with MMX<sup>™</sup> Technology pinout.



# 11.3 HL-PBGA Pinout and Pin Descriptions

Figure 47. HL-PBGA Package Top Side View






Figure 48. HL-PBGA Package Pin Side View






Table 70. Pin Cross Reference by Pin Name (HL-PBGA Package) (Sheet 1 of 2)

Pin	Location	Pin	Location	Pin	Location	Pin	Location
		•	Add	ress		•	
А3	AE6	A11	AC2	A19	T2	A27	AE9
A4	AF5	A12	AC1	A20	U1	A28	AF7
A5	AE5	A13	AB1	A21	AF11	A29	AE8
A6	AF4	A14	AA1	A22	AE11	A30	AF6
A7	AE4	A15	Y1	A23	AF10	A31	AE7
A8	AE3	A16	W1	A24	AF9		
A9	AE2	A17	V1	A25	AE10		
A10	AD2	A18	U2	A26	AF8		
		•	Da	ita		•	•
D0	AC24	D16	T26	D32	H25	D48	B23
D1	AC25	D17	R25	D33	J26	D49	B22
D2	AB24	D18	R26	D34	H26	D50	B21
D3	AB25	D19	P26	D35	G25	D51	A22
D4	AA24	D20	P25	D36	G26	D52	A21
D5	Y24	D21	P24	D37	F26	D53	B20
D6	AA25	D22	N24	D38	E26	D54	A20
D7	Y25	D23	N25	D39	F25	D55	B19
D8	Y26	D24	M24	D40	E25	D56	B18
D9	V24	D25	M25	D41	C26	D57	A18
D10	W25	D26	K24	D42	D25	D58	B17
D11	V25	D27	L25	D43	B26	D59	A17
D12	W26	D28	M26	D44	C25	D60	B16
D13	U25	D29	K25	D45	D24	D61	A16
D14	V26	D30	L26	D46	B25	D62	B15
D15	U26	D31	J25	D47	B24	D63	A15
			Cor	ntrol			
A20M#	L3	BREQ	C2	HITM#	J3	PM1/BP1	A12
ADS#	H2	BUSCHK#	K2	HLDA	C1	PRDY	B4
AHOLD	A9	CACHE#	B10	HOLD	A5	PWT	G2
AP	D2	D/C#	F1	IERR#	A14	R/S#	AF12
APCHK#	В3	DP0	W24	IGNNE#	AF14	RESET	R2
BE0#	K1	DP1	T25	INIT	AE14	SCYC	R1
BE1#	L2	DP2	N26	INTR/ LINT0	AF13	SMI#	AE13
BE2#	L1	DP3	K26	INV	В9	SMIACT#	B5
BE3#	M1	DP4	D26	KEN#	A8	TCK	AE22
BE4#	M2	DP5	C23	LOCK#	D1	TDI	AE21
BE5#	N1	DP6	A19	M/IO#	A11	TDO	AF21
BE6#	P1	DP7	B14	NA#	В7	TMS	AF20
BE7#	N2	EADS#	G1	NMI/LINT1	AE12	TRST#	AF19
BOFF#	A7	EWBE#	A10	PCD	G3	W/R#	H1
BP2	B12	FERR#	B13	PCHK#	C4	WB/WT#	A6



Table 70. Pin Cross Reference by Pin Name (HL-PBGA Package) (Sheet 2 of 2)

Pin	Location	Pin	Location	Pin	Location	Pin	Location	
BP3	C11	FLUSH#	J1	PEN#	AF15			
BRDY#	B8	HIT#	J2	PM0/BP0	A13			
	APIC							
PICCLK	AE23	PICD0	AD23	PICD1 [APICEN]	AF22			
	Clock Control							
BF0	AE15	BF1	AF16	BF2	AE16	CLK	P2	
STPCLK#	AF17							

Table 71. No Connect, Power Supply and Ground Pin Cross Reference (HL-PBGA Package)

	•						
			V <sub>C</sub>	CC2			
C6	D9	D19	R4	AB2	AC13	AC19	AE17
C8	D12	E4	U4	AB23	AC14	AC20	AE18
C21	D13	F3	V3	AC4	AC15	AC21	
D5	D15	L23	Y2	AC6	AC16	AC23	
D7	D17	R3	AA3	AC8	AC18	AD19	
			V	ССЗ			
C20	D14	F23	J23	N23	V2	AA4	AC10
C22	D16	G4	K4	R23	V23	AB4	AC11
D4	D18	G23	K23	T4	W3	AC5	AC17
D6	D23	H23	M4	T23	Y3	AC7	AC22
D10	E23	J4	N4	U23	Y23	AC9	AD5
D11	F4						
			V	SS			
В6	C14	D20	H3	P4	W4	AD6	AD16
B11	C15	D21	H24	P23	W23	AD7	AD17
C3	C16	D22	J24	R24	Y4	AD8	AD18
C5	C17	E2	К3	T3	AA2	AD9	AD20
C7	C18	E3	L24	T24	AA23	AD10	AD21
C9	C19	E24	М3	U3	AB3	AD11	AD22
C10	C24	F2	M23	U24	AC3	AD13	AD24
C12	D3	F24	N3	V4	AD3	AD14	AE19
C13	D8	G24	P3	W2	AD4	AD15	AE20
			No Coni	nect (NC)			
AF18	T1						
	•		Internal No (	Connect (INC	)	•	
A1	A23	B1	L4	AC26	AD26	AE26	AF23
A2	A24	B2	AA26	AD1	AE1	AF1	AF24
A3	A25	E1	AB26	AD12	AE24	AF2	AF25
A4	A26	H4	AC12	AD25	AE25	AF3	AF26
		1		1			1



# 11.4 Design Notes

For reliable operation, always connect unused inputs to an appropriate signal level. Unused active low inputs should be connected to  $V_{CC3}$ . Unused active high inputs should be connected to GND  $(V_{SS})$ .

No Connect (NC) pins must remain unconnected. Connection of NC pins may result in component failure or incompatibility with processor steppings.

## 11.5 Pin Quick Reference

This section gives a brief functional description of each pin. For a detailed description, see the Hardware Interface chapter in the *Embedded Pentium*® *Processor Family Developer's Manual*.

Note: All input pins must meet their AC/DC specifications to guarantee proper functional behavior.

The # symbol at the end of a signal name indicates that the active or asserted state occurs when the signal is at a low voltage. When a # symbol is not present after the signal name, the signal is active, or asserted at the high voltage level. Square brackets around a signal name indicate that the signal is defined only at RESET.

The pins are classified as Input or Output based on their function in Master Mode. See the Error Detection chapter of the *Embedded Pentium*<sup>®</sup> *Processor Family Developer's Manual* (order number 273204) for further information.

Table 72. Quick Pin Reference (Sheet 1 of 6)

Symbol	Туре	Name and Function
A20M#	I	When the <b>address bit 20 mask</b> pin is asserted, the Pentium <sup>®</sup> processor with MMX <sup>™</sup> technology emulates the address wraparound at 1 Mbyte, which occurs on the 8086. When A20M# is asserted, the processor masks physical address bit 20 (A20) before performing a lookup to the internal caches or driving a memory cycle on the bus. The effect of A20M# is undefined in protected mode. A20M# must be asserted only when the processor is in real mode.
A31–A3	I/O	As outputs, the <b>address</b> lines of the processor along with the byte enables define the physical area of memory or I/O accessed. The external system drives the inquire address to the processor on A31–A5.
ADS#	0	The <b>address status</b> indicates that a new valid bus cycle is currently being driven by the processor.
AHOLD	I	In response to the assertion of <b>address hold</b> , the processor will stop driving the address lines (A31–A3) and AP in the next clock. The rest of the bus will remain active so data can be returned or driven for previously issued bus cycles.
AP	I/O	Address parity is driven by the processor with even parity information on all processor generated cycles in the same clock that the address is driven. Even parity must be driven back to the processor during inquire cycles on this pin in the same clock as EADS# to ensure that correct parity check status is indicated.
APCHK#	0	The <b>address parity check</b> status pin is asserted two clocks after EADS# is sampled active if the processor has detected a parity error on the address bus during inquire cycles. APCHK# will remain active for one clock each time a parity error is detected.
BE7#-BE5# BE4#-BE0#	O I/O	The <b>byte enable</b> pins are used to determine which bytes must be written to external memory, or which bytes were requested by the CPU for the current cycle. The byte enables are driven in the same clock as the address lines (A31-3).



Table 72. Quick Pin Reference (Sheet 2 of 6)

Symbol	Туре	Name and Function
		The <b>Bus Frequency</b> pins determine the bus-to-core frequency ratio. BF [2:0] are sampled at RESET, and cannot be changed until another non-warm (1 ms) assertion of RESET. Additionally, BF[2:0] must not change values while RESET is active. See Table 73 for Bus Frequency Selection.
BF2-BF0	I	In order to override the internal defaults and guarantee that the BF[2:0] inputs remain stable while RESET is active, these pins should be strapped directly to or through a pullup/pulldown resistor to $V_{\text{CC3}}$ or ground. Driving these pins with active logic is not recommended unless stability during RESET can be guaranteed.
		During power up, RESET should be asserted prior to or ramped simultaneously with the core voltage supply to the processor.
BOFF#	I	The <b>backoff</b> input is used to abort all outstanding bus cycles that have not yet completed. In response to BOFF#, the processor will float all pins normally floated during bus hold in the next clock. The processor remains in bus hold until BOFF# is negated, at which time the processor restarts the aborted bus cycle(s) in their entirety.
[APICEN] PICD1	I	Advanced Programmable Interrupt Controller Enable enables or disables the on-chip APIC interrupt controller. If sampled high at the falling edge of RESET, the APIC is enabled. APICEN shares a pin with the PICD1 signal.
BP3-BP2		The <b>breakpoint</b> pins (BP3–0) correspond to the debug registers, DR3–DR0. These pins externally indicate a breakpoint match when the debug registers are programmed to test for breakpoint matches.
PM/BP1-BP0	0	BP1 and BP0 are multiplexed with the <b>performance monitoring</b> pins (PM1 and PM0). The PB1 and PB0 bits in the Debug Mode Control Register determine if the pins are configured as breakpoint or performance monitoring pins. The pins come out of RESET configured for performance monitoring.
BRDY#	I	The <b>burst ready</b> input indicates that the external system has presented valid data on the data pins in response to a read or that the external system has accepted the processor data in response to a write request. This signal is sampled in the T2, T12 and T2P bus states.
BREQ	0	The <b>bus request</b> output indicates to the external system that the processor has internally generated a bus request. This signal is always driven whether or not the processor is driving its bus.
		The <b>bus check</b> input allows the system to signal an unsuccessful completion of a bus cycle. If this pin is sampled active, the processor will latch the address and control signals in the machine check registers. If, in addition, the MCE bit in CR4 is set, the processor will vector to the machine check exception.
BUSCHK#	_	To assure that BUSCHK# will always be recognized, STPCLK# must be deasserted any time BUSCHK# is asserted by the system, before the system allows another external bus cycle. If BUSCHK# is asserted by the system for a snoop cycle while STPCLK# remains asserted, usually (if MCE=1) the processor will vector to the exception after STPCLK# is deasserted. But if another snoop to the same line occurs during STPCLK# assertion, the processor can lose the BUSCHK# request.
CACHE#	0	For processor-initiated cycles, the <b>cache</b> pin indicates internal cacheability of the cycle (if a read), and indicates a burst writeback cycle (if a write). If this pin is driven inactive during a read cycle, the processor will not cache the returned data, regardless of the state of the KEN# pin. This pin is also used to determine the cycle length (number of transfers in the cycle).
		The <b>clock</b> input provides the fundamental timing for the processor. Its frequency is the operating frequency of the processor external bus and requires TTL levels. All external timing parameters except TDI, TDO, TMS, TRST# and PICD0–1 are specified with respect to the rising edge of CLK.
CLK	I	This pin is 2.5 V-tolerant-only on the low-power embedded Pentium processor with MMX technology.
		It is recommended that CLK begin 150 ms after $V_{CC}$ reaches its proper operating level. This recommendation is only to assure the long term reliability of the device.



Table 72. Quick Pin Reference (Sheet 3 of 6)

Symbol	Туре	Name and Function
D/C#	0	The <b>data/code</b> output is one of the primary bus cycle definition pins. It is driven valid in the same clock as the ADS# signal is asserted. D/C# distinguishes between data and code or special cycles.
D63-D0	I/O	These are the 64 <b>data lines</b> for the processor. Lines D7–D0 define the least significant byte of the data bus; lines D63–D56 define the most significant byte of the data bus. When the CPU is driving the data lines, they are driven during the T2, T12 or T2P clocks for that cycle. During reads, the CPU samples the data bus when BRDY# is returned.
DP7-DP0	I/O	These are the <b>data parity</b> pins for the processor. There is one for each byte of the data bus. They are driven by the processor with even parity information on writes in the same clock as write data. Even parity information must be driven back to the Pentium processor with voltage reduction technology on these pins in the same clock as the data to ensure that the correct parity check status is indicated by the processor. DP7 applies to D63–D56; DP0 applies to D7–D0.
EADS#	I	This signal indicates that a valid <b>external address</b> has been driven onto the processor address pins to be used for an inquire cycle.
EWBE#	I	The <b>external write buffer empty</b> input, when inactive (high), indicates that a write cycle is pending in the external system. When the processor generates a write and EWBE# is sampled inactive, the processor will hold off all subsequent writes to all E- or M-state lines in the data cache until all write cycles have completed, as indicated by EWBE# being active.
FERR#	0	The <b>floating-point error</b> pin is driven active when an unmasked floating-point error occurs. FERR# is similar to the ERROR# pin on the Intel387 <sup>™</sup> math coprocessor. FERR# is included for compatibility with systems using MS-DOS type floating-point error reporting.
FLUSH#	ı	When asserted, the <b>cache flush</b> input forces the processor to write back all modified lines in the data cache and invalidate its internal caches. A Flush Acknowledge special cycle will be generated by the processor indicating completion of the writeback and invalidation.  If FLUSH# is sampled low when RESET transitions from high to low, three-state test mode is entered.
HIT#	0	The <b>hit</b> indication is driven to reflect the outcome of an inquire cycle. If an inquire cycle hits a valid line in either the data or instruction cache, this pin is asserted two clocks after EADS# is sampled asserted. If the inquire cycle misses the cache, this pin is negated two clocks after EADS#. This pin changes its value only as a result of an inquire cycle and retains its value between the cycles.
HITM#	0	The <b>hit to a modified line</b> output is driven to reflect the outcome of an inquire cycle. It is asserted after inquire cycles which resulted in a hit to a modified line in the data cache. It is used to inhibit another bus master from accessing the data until the line is completely written back.
HLDA	0	The <b>bus hold acknowledge</b> pin goes active in response to a hold request driven to the processor on the HOLD pin. It indicates that the processor has floated most of the output pins and relinquished the bus to another local bus master. When leaving bus hold, HLDA will be driven inactive and the processor will resume driving the bus. If the processor has a bus cycle pending, it will be driven in the same clock that HLDA is de-asserted.
HOLD	1	In response to the <b>bus hold request</b> , the processor will float most of its output and input/output pins and assert HLDA after completing all outstanding bus cycles. The processor will maintain its bus in this state until HOLD is de-asserted. HOLD is not recognized during LOCK cycles. The processor will recognize HOLD during reset.
IERR#	0	The <b>internal error</b> pin is used to indicate internal parity errors. If a parity error occurs on a read from an internal array, the processor will assert the IERR# pin for one clock and then shutdown.



Table 72. Quick Pin Reference (Sheet 4 of 6)

Symbol	Туре	Name and Function
IGNNE#	ı	This is the <b>ignore numeric error</b> input. This pin has no effect when the NE bit in CR0 is set to 1. When the CR0.NE bit is 0, and the IGNNE# pin is asserted, the processor will ignore any pending unmasked numeric exception and continue executing floating-point instructions for the entire duration that this pin is asserted. When the CR0.NE bit is 0, IGNNE# is not asserted, a pending unmasked numeric exception exists (SW.ES = 1), and the floating-point instruction is one of FINIT, FCLEX, FSTENV, FSAVE, FSTSW, FSTCW, FENI, FDISI, or FSETPM, the processor will execute the instruction in spite of the pending exception. When the CR0.NE bit is 0, IGNNE# is not asserted, a pending unmasked numeric exception exists (SW.ES = 1), and the floating-point instruction is one other than FINIT, FCLEX, FSTENV, FSAVE, FSTSW, FSTCW, FENI, FDISI, or FSETPM, the processor will stop execution and wait for an external interrupt.
INIT	I	The processor <b>initialization</b> input pin forces the processor to begin execution in a known state. The processor state after INIT is the same as the state after RESET except that the internal caches, write buffers, and floating-point registers retain the values they had prior to INIT. INIT may NOT be used in lieu of RESET after power up.  If INIT is sampled high when RESET transitions from high to low, the processor will perform built-in self test prior to the start of program execution.
INTR	I	An active <b>maskable interrupt</b> input indicates that an external interrupt has been generated. If the IF bit in the EFLAGS register is set, the processor will generate two locked interrupt acknowledge bus cycles and vector to an interrupt handler after the current instruction execution is completed. INTR must remain active until the first interrupt acknowledge cycle is generated to assure that the interrupt is recognized.
INV	I	The <b>invalidation</b> input determines the final cache line state (S or I) in case of an inquire cycle hit. It is sampled together with the address for the inquire cycle in the clock EADS# is sampled active.
KEN#	I	The <b>cache enable</b> pin is used to determine whether the current cycle is cacheable or not and is consequently used to determine cycle length. When the processor generates a cycle that can be cached (CACHE# asserted) and KEN# is active, the cycle will be transformed into a burst line fill cycle.
LOCK#	0	The <b>bus lock</b> pin indicates that the current bus cycle is locked. The processor will not allow a bus hold when LOCK# is asserted (but AHOLD and BOFF# are allowed). LOCK# goes active in the first clock of the first locked bus cycle and goes inactive after the BRDY# is returned for the last locked bus cycle. LOCK# is guaranteed to be de-asserted for at least one clock between back-to-back locked cycles.
M/IO#	0	The <b>memory/input-output</b> is one of the primary bus cycle definition pins. It is driven valid in the same clock as the ADS# signal is asserted. M/IO# distinguishes between memory and I/O cycles.
NA#	I	An active <b>next address</b> input indicates that the external memory system is ready to accept a new bus cycle although all data transfers for the current cycle have not yet completed. The processor will issue ADS# for a pending cycle two clocks after NA# is asserted. The processor supports up to two outstanding bus cycles.
NMI	I	The <b>non-maskable interrupt</b> request signal indicates that an external non-maskable interrupt has been generated.
PCD	0	The <b>page cache disable</b> pin reflects the state of the PCD bit in CR3; Page Directory Entry or Page Table Entry. The purpose of PCD is to provide an external cacheability indication on a page-by-page basis.
PCHK#	0	The <b>parity check</b> output indicates the result of a parity check on a data read. It is driven with parity status two clocks after BRDY# is returned. PCHK# remains low one clock for each clock in which a parity error was detected. Parity is checked only for the bytes on which valid data is returned.



Table 72. Quick Pin Reference (Sheet 5 of 6)

Symbol	Туре	Name and Function
PEN#	ı	The <b>parity enable</b> input (along with CR4.MCE) determines whether a machine check exception will be taken as a result of a data parity error on a read cycle. If this pin is sampled active in the clock, a data parity error is detected. The processor will latch the address and control signals of the cycle with the parity error in the machine check registers. If, in addition, the machine check enable bit in CR4 is set to "1", the processor will vector to the machine check exception before the beginning of the next instruction.
PICCLK	1	The APIC interrupt controller serial data bus clock is driven into the <b>programmable interrupt controller clock</b> input of the Pentium processor with MMX technology.
PICD0- PICD1 [APICEN]	I/O	Programmable interrupt controller data lines 0–1 of the Pentium processor with MMX technology comprise the data portion of the APIC 3-wire bus. They are opendrain outputs that require external pull-up resistor. These signals are multiplexed with APICEN.
PM/BP[1:0]	0	These pins function as part of the performance monitoring feature.  The breakpoint 1–0 pins are multiplexed with the <b>performance monitoring 1-0</b> pins. The PB1 and PB0 bits in the Debug Mode Control Register determine if the pins are configured as breakpoint or performance monitoring pins. The pins come out of RESET configured for performance monitoring.
PRDY	0	The <b>probe ready</b> output pin indicates that the processor has stopped normal execution in response to the R/S# pin going active or Probe Mode being entered.
PWT	0	The <b>page writethrough</b> pin reflects the state of the PWT bit in CR3, the page directory entry, or the page table entry. The PWT pin is used to provide an external writeback indication on a page-by-page basis.
R/S#	ı	The <b>run/stop</b> input is provided for use with the Intel debug port. Please refer to the <i>Embedded Pentium</i> ® <i>Processor Family Developer's Manual</i> (Order Number 273204) for more details.
RESET	I	RESET forces the processor to begin execution at a known state. All the processor internal caches will be invalidated upon the RESET. Modified lines in the data cache are not written back. FLUSH# and INIT are sampled when RESET transitions from high to low to determine if three-state test mode will be entered or if BIST will be run.
SCYC	0	The <b>split cycle</b> output is asserted during misaligned LOCKed transfers to indicate that more than two cycles will be locked together. This signal is defined for locked cycles only. It is undefined for cycles which are not locked.
SMI#	ı	The <b>system management interrupt</b> causes a system management interrupt request to be latched internally. When the latched SMI# is recognized on an instruction boundary, the processor enters System Management Mode.
SMIACT#	0	An active system management interrupt active output indicates that the processor is operating in System Management Mode.
STPCLK#	I	Assertion of the <b>stop clock</b> input signifies a request to stop the internal clock of the Pentium processor with voltage reduction technology thereby causing the core to consume less power. When the CPU recognizes STPCLK#, the processor will stop execution on the next instruction boundary, unless superseded by a higher priority interrupt, and generate a Stop Grant Acknowledge cycle. When STPCLK# is asserted, the processor will still respond to external snoop requests.
TCK	1	The <b>testability clock</b> input provides the clocking function for the processor boundary scan in accordance with the IEEE Boundary Scan interface (Standard 1149.1). It is used to clock state information and data into and out of the processor during boundary scan.
TDI	I	The <b>test data input</b> is a serial input for the test logic. TAP instructions and data are shifted into the processor on the TDI pin on the rising edge of TCK when the TAP controller is in an appropriate state.



Table 72. Quick Pin Reference (Sheet 6 of 6)

Symbol	Туре	Name and Function
TDO	0	The <b>test data output</b> is a serial output of the test logic. TAP instructions and data are shifted out of the processor on the TDO pin on TCK's falling edge when the TAP controller is in an appropriate state.
TMS	I	The value of the <b>test mode select</b> input signal sampled at the rising edge of TCK controls the sequence of TAP controller state changes.
TRST#	I	When asserted, the <b>test reset</b> input allows the TAP controller to be asynchronously initialized.
VCC2DET#	N/A	Differentiate between the Pentium Processor with MMX technology and the low-power embedded Pentium processor with MMX technology.
100252111	14/7	This is an Internal No Connect (INC) pin on the low-power embedded Pentium processor with MMX technology. This pin is not defined on the HL-PBGA package.
V <sub>CC2</sub>	I	These pins are the power inputs to the core: 1.9 V input for 166/266 MHz PPGA; 1.8 V for 166 MHz HL-PBGA; 2.0 V for 166 MHz HL-PBGA.
V <sub>CC3</sub>	I	These pins are the 2.5 V power inputs to the I/O.
V <sub>SS</sub>	I	These pins are the ground inputs.
W/R#	0	<b>Write/read</b> is one of the primary bus cycle definition pins. It is driven valid in the same clock as the ADS# signal is asserted. W/R# distinguishes between write and read cycles.
WB/WT#	I	The writeback/writethrough input allows a data cache line to be defined as writeback or writethrough on a line-by-line basis. As a result, it determines whether a cache line is initially in the S or E state in the data cache.

# 11.6 Bus Fraction (BF) Selection

Each low-power embedded Pentium processor with MMX technology must be externally configured with the BF2–BF0 pins to operate in the specified bus fraction mode. Operation out of the specification is not supported. For example, a 266 MHz low-power embedded Pentium processor with MMX technology supports only the 1/4 bus fraction mode and not the 2/5 mode.

The BF configuration pins are provided to select the allowable bus/core ratios of 2/5 and 1/4. The low-power embedded Pentium processor with MMX technology multiplies the input CLK to achieve the higher internal core frequencies. The internal clock generator requires a constant frequency CLK input to within  $\pm 250$  ps; therefore, the CLK input cannot be changed dynamically.

The external bus frequency is set during power-up Reset through the CLK pin. The low-power embedded Pentium processor with MMX technology samples the BF0, BF1 and BF2 pins on the falling edge of RESET to determine which bus/core ratio to use.

Table 73 summarizes the operation of the BF pins on the low-power embedded Pentium processor with MMX technology.

**Note:** BF pins must meet a 1 ms setup time to the falling edge of RESET and *must not change value while RESET is active*. Once a frequency is selected, it may not be changed with a warm reset. Changing this speed or ratio requires a "power on" RESET pulse initialization.



Table 73. Bus Frequency Selection

BF2	BF1	BF0	Bus/Core Ratio	Max Bus/Core Frequency (MHz)
0	0	0	2/5	66/166
1	0	0	1/4	66/266

**NOTE:** All other BF2–BF0 settings are reserved on the low-power embedded Pentium processor with MMX technology.

## 11.7 The CPUID Instruction

The CPUID instruction allows software to determine the type and features of the processor on which it is executing. When executing CPUID, the low-power embedded Pentium processor with MMX technology behaves like the Pentium processor and the Pentium processor with MMX technology as follows:

- If the value in EAX is '0', then the 12-byte ASCII string "Genuine Intel" (little endian) is returned in EBX, EDX and ECX. Also, a '1' is returned to EAX.
- If the value in EAX is '1', then the processor version is returned in EAX and the processor capabilities are returned in EDX. The values of EAX and EDX for the low-power embedded Pentium processor with MMX technology are given below.
- If the value in EAX is neither '0' nor '1', the low-power embedded Pentium processor with MMX technology writes '0' to all registers.

The following EAX and EDX values are defined for the CPUID instruction executed with EAX = '1'. The processor version EAX bit assignments are given in Figure 49. The EDX bit assignments are shown in Figure 50.

Figure 49. EAX Bit Assignments for CPUID




Figure 50. EDX Bit Assignments for CPUID

31	24 23 22		16 15	14	13	12	11 1	0 9	8	7	6	5	4	3	2	1	0
Reserved	M M X	Reserved	C M O V	M C A	P G E	M T R R	Rsvo	A P I C	C X S	M C E	P A E	M S R	T S C	PSE	E D	V M E	F P U
																000	)251

## Low-Power Embedded Pentium<sup>®</sup> Processor with MMX™ Technology

The type field for low-power embedded Pentium processor with MMX technology is the same as Pentium processor with MMX technology (type = 00H). The family field is the same as all other Pentium processors (family = 5H). However, the model field is different: the Pentium processor model number is 2H, the Pentium processor with MMX technology model number is 4H, and the low-power embedded Pentium processor with MMX technology model number is 8H. The stepping field indicates the revision number of a model. The stepping ID of A-step for the low-power embedded Pentium processor with MMX technology is 1H. Stepping ID will be documented in the low-power embedded Pentium processor with MMX technology stepping information.

After masking the reserve bits, all low-power embedded Pentium processor with MMX technology-based products will get a value of 0x008003BF (assuming the APIC is enabled at boot), or 0x008001BF (when the APIC is disabled, using the APICEN boot pin) in EDX upon completion of the CPUID instruction.

Table 74. EDX Bit Assignment Definitions for CPUID

Bit	Value	Comments			
0	1	FPU: Floating-point Unit on-chip			
1	1	VME: Virtual-8086 Mode Enhancements			
2	1	DE: Debugging Extensions			
3	1	PSE: Page Size Extension			
4	1	TSC: Time Stamp Counter			
5	1	MSR Pentium® Processor MSR			
6	0	PAE: Physical Address Extension			
7	1	MCE: Machine Check Exception			
8	1	CX8: CMPXCHG8B Instruction			
9	1	APIC: APIC on-chip <sup>†</sup>			
10–11	R	Reserved – Do not write to these bits or rely on their values			
12	0	MTRR: Memory Type Range Registers			
13	0	PGE: Page Global Enable			
14	0	MCA: Machine Check Architecture			
15–22	R	Reserved – Do not write to these bits or rely on their values			
23	1	Intel Architecture with MMX™ technology supported			
24–31	R	Reserved – Do not write to these bits or rely on their values			

<sup>†</sup> Indicates that APIC is present and hardware enabled (software disabling does not affect this bit).



# 11.8 Boundary Scan Chain List

The boundary scan chain list for the low-power embedded Pentium processor with MMX technology is different than the Pentium processor with MMX technology due to the removal of some pins. The boundary scan register for the low-power embedded Pentium processor with MMX technology contains a cell for each pin. Following is the bit order of the low-power embedded Pentium processor with MMX technology boundary scan register (left to right, top to bottom):

TDI  $\rightarrow$  disapsba $^{\dagger}$ , PICD1, PICD0, Reserved, PICCLK, D0, D1, D2, D3, D4, D5, D6, D7, DP0, D8, D9, D10, D11, D12, D13, D14, D15, DP1, D16, D17, D18, D19, D20, D21, D22, D23, DP2, D24, D25, D26, D27, D28, D29, D30, D31, DP3, D32, D33, D34, D35, D36, D37, D38, D39, DP4, D40, D41, D42, D43, D44, D45, D46, diswr $^{\dagger}$ , D47, DP5, D48, D49, D50, D51, D52, D53, D54, D55, DP6, D56, D57, D58, D59, D60, D61, D62, D63, DP7, IERR#, FERR#, PM0BP0, PM1BP1, BP2, BP3, MIO#, CACHE#, EWBE#, INV, AHOLD, KEN#, BRDYC#, BRDY#, BOFF#, NA#, WBWT#, HOLD, disbus $^{\dagger}$ , disbusl $^{\dagger}$ , dismisc $^{\dagger}$ , dismisca $^{\dagger}$ , SMIACT#, PRDY, PCHK#, APCHK#, BREQ, HLDA, AP, LOCK#, PCD, PWT, DC#, EADS#, ADS#, HITM#, HIT#, WR#, BUSCHK#, FLUSH#, A20M#, BE0#, BE1#, BE2#, BE3#, BE4#, BE5#, BE6#, BE7#, SCYC, CLK, RESET, disabus $^{\dagger}$ , A20, A19, A18, A17, A16, A15, A14, A13, A12, A11, A10, A9, A8, A7, A6, A5, A4, A3, A31, A30, A29, A28, A27, A26, A25, A24, A23, A22, A21, NMI, RS#, INTR, SMI#, IGNNE#, INIT, PEN#, Reserved, BF0, BF1, BF2, STPCLK#, Reserved, Reserved, Reserved, Reserved  $\rightarrow$  TDO

"Reserved" includes the no connect "NC" signals on the low-power embedded Pentium processor with MMX technology.

The cells marked with a dagger (†) are control cells that are used to select the direction of bidirectional pins or three-state the output pins. If "1" is loaded into the control cell, the associated pin(s) are three-stated or selected as input. The following lists the control cells and their corresponding pins:

Disabus: A31–A3, AP

Disbus: BE7#–BE0#, CACHE#, SCYC, M/IO#, D/C#, W/R#, PWT, PCD

Disbusl: ADS#, LOCK#, ADSC#

Dismisc: APCHK#, PCHK#, PRDY, BP3, BP2, PM1/BP1, PM0/BP0, FERR#,

SMIACT#, BREQ, HLDA, HIT#, HITM#

Dismisca: IERR#

Diswr: D63–D0, DP7–DP0
Disapsba: PICD1–PICD0



#### **Pin Reference Tables** 11.9

Table 75. Output Pins

Name <sup>(1)</sup>	Active Level	When Floated
ADS#	Low	Bus Hold, BOFF#
APCHK#	Low	
BE7#-BE4#	Low	Bus Hold, BOFF#
BREQ	High	
CACHE#	Low	Bus Hold, BOFF#
FERR#	Low	
HIT#	Low	
HITM# <sup>(2)</sup>	Low	
HLDA	High	
IERR#	Low	
LOCK#	Low	Bus Hold, BOFF#
M/IO#, D/C#, W/R#	N/A	Bus Hold, BOFF#
PCHK#	Low	
BP3-BP2, PM1/BP1, PM0/BP0	High	
PRDY	High	
PWT, PCD	High	Bus Hold, BOFF#
SCYC	High	Bus Hold, BOFF#
SMIACT#	Low	
TDO	N/A	All states except Shift-DR and Shift-IR
VCC2DET# <sup>(3)</sup>	N/A	Differentiates between the Pentium <sup>®</sup> processor with MMX <sup>™</sup> technology and the low-power embedded Pentium processor with MMX technology

#### NOTE:

- 1. All output and input/output pins are floated during three-state test mode (except TDO).
- HITM# pin has an internal pull-up resistor.
   This pin is not on the HL-PBGA pinout.



Table 76. Input Pins

Name Active Level		Synchronous/ Asynchronous	Internal Resistor	Qualified
A20M#	LOW	Asynchronous		
AHOLD	HIGH	Synchronous		
BF0	N/A	Synchronous/RESET	Pulldown	
BF1	N/A	Synchronous/RESET	Pullup	
BF2	N/A	Synchronous/RESET	Pulldown	
BOFF#	LOW	Synchronous		
BRDY#	LOW	Synchronous	Pullup	Bus State T2,T12,T2P
BUSCHK#	LOW	Synchronous	Pullup	BRDY#
CLK	N/A			
EADS#	LOW	Synchronous		
EWBE#	LOW	Synchronous		BRDY#
FLUSH#	LOW	Asynchronous		
HOLD	HIGH	Synchronous		
IGNNE#	LOW	Asynchronous		
INIT	HIGH	Asynchronous		
INTR	HIGH	Asynchronous		
INV	HIGH	Synchronous		EADS#
KEN#	LOW	Synchronous		First BRDY#/NA#
NA#	LOW	Synchronous		Bus State T2,TD,T2P
NMI	HIGH	Asynchronous		
PEN#	LOW	Synchronous		BRDY#
PICCLK	HIGH	Asynchronous	Pullup	
R/S#	N/A	Asynchronous	Pullup	
RESET	HIGH	Asynchronous		
SMI#	LOW	Asynchronous	Pullup	
STPCLK#	LOW	Asynchronous	Pullup	
TCK	N/A		Pullup	
TDI	N/A	Synchronous/TCK	Pullup	TCK
TMS	N/A	Synchronous/TCK	Pullup	TCK
TRST#	LOW	Asynchronous	Pullup	
WB/WT#	N/A	Synchronous		First BRDY#/NA#



Table 77. Input/Output Pins

Name	Active Level	When Floated <sup>(1)</sup>	Qualified (when an input)	Internal Resistor
A31-A3	N/A	Address Hold, Bus Hold, BOFF#	EADS#	
AP	N/A	Address Hold, Bus Hold, BOFF#	EADS#	
BE3#-BE0#	LOW	Bus Hold, BOFF#	RESET	Pulldown <sup>(2)</sup>
D63-D0	N/A	Bus Hold, BOFF#	BRDY#	
DP7-DP0	N/A	Bus Hold, BOFF#	BRDY#	
PICD0	N/A			Pullup
PICD1[APICEN]	N/A			Pulldown

#### NOTE:

- All output and input/output pins are floated during three-state test mode (except TDO).
   BE3#–BE0# have pulldowns during RESET only.

#### **Pin Grouping According to Function** 11.10

Table 78. Pin Functional Grouping

Function	Pins
Clock	CLK
Initialization	RESET, INIT, BF[2:0]
Address Bus	A31–A3, BE7#–BE0#
Address Mask	A20M#
Data Bus	D63-D0
Address Parity	AP, APCHK#
APIC Support	PICCLK, PICD0-PICD1
Data Parity	DP7-DP0, PCHK#, PEN#
Internal Parity Error	IERR#
System Error	BUSCHK#
Bus Cycle Definition	M/IO#, D/C#, W/R#, CACHE#, SCYC, LOCK#
Bus Control	ADS#, BRDY#, NA#
Page Cacheability	PCD, PWT
Cache Control	KEN#, WB/WT#
Cache Snooping/Consistency	AHOLD, EADS#, HIT#, HITM#, INV
Cache Flush	FLUSH#
Write Ordering	EWBE#
Bus Arbitration	BOFF#, BREQ, HOLD, HLDA
Interrupts	INTR, NMI
Floating-point Error Reporting	FERR#, IGNNE#
System Management Mode	SMI#, SMIACT#
TAP Port	TCK, TMS, TDI, TDO, TRST#
Breakpoint/Performance Monitoring	PM0/BP0, PM1/BP1, BP3-BP2
Clock Control	STPCLK#
Debugging	R/S#, PRDY




# 11.11 Mechanical Specifications

In mechanical terms, the low-power embedded Pentium processor with MMX technology 296-lead Plastic Staggered Pin Grid Array (PPGA) is completely identical to the Pentium processor with MMX technology PPGA package. The pins are arranged in a 37x37 matrix and the package dimensions are 1.95" x 1.95" (4.95 cm x 4.95 cm). Package summary information for the PPGA device is provided in Table 79. Figure 51 shows the package dimensions.

The HL-PBGA version of the low-power embedded Pentium processor with MMX technology is a new package type for the Pentium processor family. Package summary information for the HL-PBGA device is provided in Table 80. Figure 52 shows the package dimensions.

## 11.11.1 PPGA Package Mechanical Diagrams

Figure 51. PPGA Package Dimensions





**Table 79. PPGA Package Dimensions** 

Symbol	Millin	neters	Inc	hes		
Symbol	Min	Max	Min	Max		
A	2.72	3.33	0.107	0.131		
A1	1.83	2.23	0.072	0.088		
A2	1.00 N	lominal	0.039 Nominal			
В	0.40	0.51	0.016	0.020		
D	49.43	49.63	1.946	1.954		
D1	45.59	45.85	1.795	1.805		
D2	23.44	23.95	0.923	0.943		
el	2.29	2.79	0.090	0.110		
L	3.05	3.30	0.120	0.130		
N	29	96	296			
S1	1.52	2.54	0.060	0.100		



# 11.11.2 HL-PBGA Package Mechanical Diagrams

Figure 52 shows the ceramic HL-PBGA package. The dimensions are listed in Table 80.

Figure 52. HL-PBGA Package Dimensions




Table 80. HL-PBGA Package Dimensions

Cumbal	Millimeters					
Symbol	Min	Max				
A	1.41	1.67				
A <sub>1</sub>	0.56	0.70				
b	0.60	0.90				
С	0.85	0.97				
D	34.90	35.10				
Е	34.90	35.10				
е	1.27					
S <sub>1</sub>	1.63 REF					



# 11.12 Thermal Specifications

The low-power embedded Pentium processor with MMX technology is specified for proper operation when case temperature,  $T_{CASE}(T_C)$ , is within the specified range of  $0^{\circ}C$  to  $85^{\circ}C$  for the PPGA package, and  $0^{\circ}C$  to  $95^{\circ}C$  for the HL-PBGA package.

## 11.12.1 Measuring Thermal Values

To verify that the proper  $T_C$  is maintained, it should be measured at the center of the package top surface (opposite of the pins). The measurement is made in the same way with or without a heatsink attached. When a heatsink is attached, a hole (smaller than 0.150" diameter) should be drilled through the heatsink to allow probing the center of the package. See Figure 53 for an illustration of how to measure  $T_C$ .

To minimize the measurement errors, it is recommended to use the following approach:

- Use 36-gauge or finer diameter K, T, or J type thermocouples. The laboratory testing was done using a thermocouple made by Omega\* (part number 5TC-TTK-36-36).
- Attach the thermocouple bead or junction to the center of the package top surface using high thermal conductivity cements. The laboratory testing was done by using Omega Bond (part number OB-101).
- The thermocouple should be attached at a 90-degree angle as shown in Figure 53.
- The hole size should be smaller than 0.150" in diameter.
- Make sure there is no contact between thermocouple cement and heatsink base. The contact will affect the thermocouple reading.

## 11.12.2 Thermal Equations and Data

For the low-power embedded Pentium processor with MMX technology, an ambient temperature,  $T_A$  (air temperature around the processor), is not specified directly. The only restriction is that  $T_C$  is met

The equation used to calculate  $\theta_{CA}$  is:

$$\theta_{CA} = \frac{T_C - T_A}{P}$$

Where:

 $T_A$  and  $T_C$  = Ambient and case temperature (°C)


 $\theta_{CA}$  = Case-to-ambient thermal resistance (°C/Watt)

P = Maximum power consumption (Watt)

 $\theta_{JC}$  is thermal resistance from die to package case.  $\theta_{JC}$  values shown in Tables 81 and 82 are typical values. The actual  $\theta_{JC}$  values depend on actual thermal conductivity and process of die attach.  $\theta_{CA}$  is thermal resistance from package case to the ambient.  $\theta_{CA}$  values shown in these tables are typical values. The actual  $\theta_{CA}$  values depend on the heatsink design, interface between heatsink and package, airflow in the system, and thermal interactions between processor and surrounding components through PCB and the ambient.



Figure 53. Technique for Measuring T<sub>C</sub>



## 11.12.3 Airflow Calculations for Maximum and Typical Power

Below is an example of determining the airflow required during maximum power consumption for the 166 MHz low-power embedded Pentium processor with MMX technology assuming an ambient air temperature of 50° C:

```
T_{C} (HL-PBGA) = 95° C T_{A} = 50^{\circ} \text{ C} P_{HL-PBGA} = 4.1 \text{ W} \theta_{CA} (HL-PBGA, without heat sink) = 10.98 °C/W
```

Figure 55 indicates that this example would require about 175 LFM without a heat sink, and about 25 LFM with a heat sink in the vertical orientation.

Below is an example of determining the airflow required during typical power consumption for the 166 MHz low-power embedded Pentium processor with MMX technology assuming an ambient air temperature of 50° C:

```
T_{C} (HL-PBGA) = 95° C 

T_{A} = 50° C 

P_{HL-PBGA} = 2.9 W 

\theta_{CA} (HL-PBGA, without heat sink) = 15.52 °C/W
```

Figure 55 indicates that this example would require about 0 LFM without a heat sink. A heat sink may not be necessary for typical power and 50 °C ambient conditions.

# 11.12.4 PPGA Package Thermal Resistance Information

Table 81 lists the  $\theta_{JC}$  and  $\theta_{CA}$  values for the low-power embedded Pentium processor with MMX technology in the PPGA package with passive heatsinks.




Table 81. Thermal Resistances for PPGA Packages

Heatsink Height	θЈС	θ <sub>CA</sub> (°C/watt) vs. Laminar Airflow (linear ft/min)								
(inches)	(°C/watt)	0	100	200	400	600	800			
0.25	0.5	8.9	7.8	6.4	4.3	3.4	2.8			
0.35	0.5	8.6	7.3	5.8	3.8	3.1	2.6			
0.45	0.5	8.2	6.8	5.1	3.4	2.7	2.3			
0.55	0.5	7.9	6.3	4.5	3.0	2.4	2.1			
0.65	0.5	7.5	5.8	4.1	2.8	2.2	1.9			
0.80	0.5	6.8	5.1	3.7	2.6	2.0	1.8			
1.00	0.5	6.1	4.5	3.4	2.4	1.9	1.6			
1.20	0.5	5.7	4.1	3.1	2.2	1.8	1.6			
1.40	0.5	5.2	3.7	2.8	2.0	1.7	1.5			
None	1.3	12.9	12.2	11.2	7.7	6.3	5.4			

### NOTES:

- 1. Heatsinks are omni-directional pin aluminum alloy.
- Features were based on standard extrusion practices for a given height: pin size ranged from 50 to 129 mils; pin spacing ranged from 93 to 175 mils; base thickness ranged from 79 to 200 mils.
- 3. Heatsink attach was 0.005" of thermal grease. Attach thickness of 0.002" will improve performance by approximately 0.3 watt.

Figure 54. Thermal Resistance vs. Heatsink Height, PPGA Packages





## 11.12.5 HL-PBGA Package Thermal Resistance Information

Table 82 lists the  $\theta_{JC}$  values for the low-power embedded Pentium processor with MMX technology in the HL-PBGA package.

The thermal data collection conditions were:

- A bidirectional anodized aluminum alloy heat sink was used.
- Heat sink height was 7mm.
- In the horizontal orientation the component was mounted flush with the motherboard.
- In the vertical orientation the component was mounted on an add-in card perpendicular to the motherboard.

Table 82. Thermal Resistances for HL-PBGA Packages

Heatsink/	θЈС	$\theta_{\text{CA}}$ (°C/watt) vs. Laminar Airflow (linear ft/min)							
Orientation	(°C/watt)	0	100	200	400	600			
No Heat Sink	0.76	15.66	12.33	10.3	8.85	7.89			
Horizontal	0.76	12.09	8.57	6.52	4.82	4.06			
Vertical	0.76	11.33	8.34	6.38	4.69	3.95			

Figure 55. Thermal Resistance vs. Airflow for HL-PBGA Package

