
INTEGRATED CIRCUITS



Product specification Supersedes data of 1992 Nov 25 IC20 Data Handbook

1998 Jul 03



Philips Semiconductors

80C851/83C851

DESCRIPTION

The Philips 80C851/83C851 is a high-performance microcontroller fabricated with Philips high-density CMOS technology. The 80C851/83C851 has the same instruction set as the 80C51. The Philips CMOS technology combines the high speed and density characteristics of HMOS with the low power attributes of CMOS. The Philips epitaxial substrate minimizes latch-up sensitivity.

The 80C851/83C851 contains a 4k \times 8 ROM with mask-programmable ROM code protection, a 128 \times 8 RAM, 256 \times 8 EEPROM, 32 I/O lines, two 16-bit counter/timers, a seven-source, five vector, two-priority level nested interrupt structure, a serial I/O port for either multi-processor communications, I/O expansion or full duplex UART, and on-chip oscillator and clock circuits.

In addition, the 80C851/83C851 has two software selectable modes of power reduction — idle mode and power-down mode. The idle mode freezes the CPU while allowing the RAM, timers, serial port, and interrupt system to continue functioning. The power-down mode saves the RAM and EEPROM contents but freezes the oscillator, causing all other chip functions to be inoperative.

FEATURES


- 80C51 based architecture
 - $4k \times 8$ ROM
 - 128×8 RAM
 - Two 16-bit counter/timers
 - Full duplex serial channel
 - Boolean processor
- Non-volatile 256 × 8-bit EEPROM (electrically erasable programmable read only memory)
 - On-chip voltage multiplier for erase/write
 - 10,000 erase/write cycles per byte
 - 10 years non-volatile data retention
 - Infinite number of read cycles
 - User selectable security mode
 - Block erase capability
- Mask-programmable ROM code protection
- Memory addressing capability
- 64k ROM and 64k RAM
- Power control modes:
- Idle mode
- Power-down mode
- CMOS and TTL compatible
- 1.2 to 16MHz or 3.5 to 24MHz
- Three package styles
- Three temperature ranges
- ROM code protection

ORDERING INFORMATION


PHILIPS PART ORDER NUMBER PART MARKING			RICA PHILIPS ER NUMBER			
ROMIess Version	ROM Version	ROMIess Version	ROM Version	TEMPERATURE RANGE [°] C AND PACKAGE	FREQ. (MHz)	DRAWING NUMBER
P80C851 FBP	P83C851 FBP	S80C851-4N40	S83C851-4N40	0 to +70, Plastic Dual In-line Package	1.2 to 16	SOT129-1
P80C851 IBP	P83C851 IBP			0 to +70, Plastic Dual In-line Package	3.5 to 24	SOT129-1
P80C851 FBA	P83C851 FBA	S80C851-4A44	S83C851-4A44	0 to +70, Plastic Leaded Chip Carrier	1.2 to 16	SOT187-1
P80C851 IBA	P83C851 IBA			0 to +70, Plastic Leaded Chip Carrier	3.5 to 24	SOT187-1
P80C851 FBB	P83C851 FBB	S80C851-4B44	S83C851-4B44	0 to +70, Plastic Quad Flat Pack	1.2 to 16	SOT307-2
P80C851 IBB	P83C851 IBB			0 to +70, Plastic Quad Flat Pack	3.5 to 24	SOT307-2
P80C851 FFP	P83C851 FFP	S80C851-5N40	S83C851-5N40	-40 to +85, Plastic Dual In-line Package	1.2 to 16	SOT129-1
P80C851 FFA	P83C851 FFA	S80C851-5A44	S83C851-5A44	-40 to +85, Plastic Leaded Chip Carrier	1.2 to 16	SOT187-1
P80C851 FFB	P83C851 FFB	S80C851-5B44	S83C851-5B44	–40 to +85, Plastic Quad Flat Pack	1.2 to 16	SOT307-2
P80C851 FHP	P83C851 FHP	S80C851-6N40	S83C851-6N40	-40 to +125, Plastic Dual In-line Package	1.2 to 16	SOT129-1
P80C851 FHA	P83C851 FHA	S80C851-6A44	S83C851-6A44	-40 to +125, Plastic Leaded Chip Carrier	1.2 to 16	SOT187-1
P80C851 FHB	P83C851 FHB	S80C851-6B44	S83C851-6B44	-40 to +125, Plastic Quad Flat Pack	1.2 to 16	SOT307-2

80C851/83C851

BLOCK DIAGRAM




LOGIC SYMBOL





1998 Jul 03

80C851/83C851

PLASTIC QUAD FLAT PACK







80C851/83C851

PIN DESCRIPTION

	PIN NO.		PIN NO.		PIN NO.		PIN NO.		PIN NO.		PIN NO.		PIN NO.		
MNEMONIC	DIP	LCC	QFP	TYPE	NAME AND FUNCTION										
V _{SS}	20	22	16, 39	I	Ground: 0V reference.										
V _{DD}	40	44	38	I	Power Supply: This is the power supply voltage for normal, idle, and power-down operation.										
P0.0–0.7	39–32	43–36	37–30	I/O	Port 0: Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s.										
P1.0–P1.7	1–8	2–9	40–44, 1–3	I/O	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: $I_{\rm IL}$).										
P2.0–P2.7	21–28	24–31	18–25	I/O	Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register.										
P3.0–P3.7	10–17	11, 13–19	5, 7–13	I/O	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I_{IL}). Port 3 also serves the special features of the SC80C51 family, as listed below:										
	10	11	5	I.	RxD (P3.0): Serial input port										
	11	13	7	0	TxD (P3.1): Serial output port										
	12	14	8		INTO (P3.2): External interrupt										
	13	15	9		INT1 (P3.3): External interrupt										
	14	16	10		T0 (P3.4): Timer 0 external input										
	15	17	11		T1 (P3.5): Timer 1 external input										
	16 17	18 19	12 13	0	WR (P3.6): External data memory write strobe RD (P3.7): External data memory read strobe										
				-											
RST	9	10	4	I	Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V_{SS} permits a power-on reset using only an external capacitor to V_{DD} .										
ALE	30	33	27	I/O	Address Latch Enable: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory.										
PSEN	29	32	26	0	Program Store Enable: The read strobe to external program memory. When the device is executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory.										
ĒĀ	31	35	29	I	External Access Enable: If during a RESET, EA is held at TTL, level HIGH, the CPU executes out of the internal program memory ROM provided the Program Counter is less than 4096. If during a RESET, EA is held a TTL LOW level, the CPU executes out of external program memory. EA is not allowed to float.										
XTAL1	19	21	15	I	Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.										
XTAL2	18	20	14	0	Crystal 2: Output from the inverting oscillator amplifier.										

80C851/83C851

SYMBOL	DESCRIPTION	DIRECT ADDRESS	BI MSB	T ADDRE	SS, SYME	BOL, OR A	ALTERNAT	IVE PORT	FUNCTIO	ON LSB	RESET VALUE
ACC*	Accumulator	E0H	E7	E6	E5	E4	E3	E2	E1	E0	00H
B*	B register	F0H	F7	F6	F5	F4	F3	F2	F1	F0	00H
			EF	EE	ED	EC	EB	EA	E9	E8	
DPTR: DPH DPL	Data pointer (2 bytes): High byte Low byte	83H 82H									00H 00H
EADRH#	EEPROM addr reg-high	F3H									80H
EADRL#	EEPROM addr reg-low	F2H				-	_	-		-	00H
ECNTRL#	EEPROM control reg	F6H	IFE	EEINT	EWP	-	ECNTR L3	ECNTR L2	ECNTR L1	ECNTR L0	00H
EDAT#	EEPROM data register	F4H		-			-	-	-	-	ххН
ETIM#	EEPROM timer register	F5H									08H
			BF	BE	BD	BC	BB	BA	B9	B8	
IP*	Interrupt priority	B8H	-	-	-	PS	PT1	PX1	PT0	PX0	xxx00000B
			AF	AE	AD	AC	AB	AA	A9	A8	
IE*	Interrupt enable	A8H	EA	_	_	ES	ET1	EX1	ETO	EX0	0xx00000E
P0*	Port 0	80H	87	86	85	84	83	82	81	80	FFH
P1*	Port 1	90H	97	96	95	94	93	92	91	90	FFH
P2*	Port 2	A0H	A7	A6	A5	A4	A3	A2	A1	AO	FFH
P3*	Port 3	B0H	B7	B6	B5	B4	B3	B2	B1	B0	FFH
PCON	Power control	87H	SMOD	-	-	-	GF1	GF0	PD	IDL	0xxx0000B
							1				
			D7	D6	D5	D4	D3	D2	D1	D0	
PSW*	Program status word	D0H	CY	AC	F0	RS1	RS0	OV	-	Р	00H
SBUF	Serial data buffer	99H									хххххххВ
			9F	9E	9D	9C	9B	9A	99	98	
SCON*	Serial port control	98H	SM0	SM1	SM2	REN	TB8	RB8	ТІ	RI	00H
SP	Stack pointer	81H									07H
			8F	8E	8D	8C	8B	8A	89	88	00H
TCON*	Timer/counter con- trol	88H	TF1	TR1	TF0	TR0	IE1	IT1	IE0	ITO	00H
TMOD	Timer/counter mode	89H	GATE	C/T	M1	M0	GATE	C/T	M1	M0	00H
TH0	Timer 0 high byte	8CH		•	-	-		-	-	-	00H
TH1	Timer 1 high byte	8DH									00H
TL0	Timer 0 low byte	8AH									00H
TL1	Timer 1 low byte	8BH									00H

Table 1. 8XC851 Special Function Registers

* SFRs are bit addressable.

SFRs are modified from or added to the 80C51 SFRs.

80C851/83C851

EEPROM

Communications between the CPU and the EEPROM is accomplished via 5 special function registers; 2 address registers (high and low byte), 1 data register for read and write operations, 1 control register, and 1 timer register to adapt the erase/write time to the clock frequency. All registers can be read and written. Figure 1 shows a block diagram of the CPU, the EEPROM and the interface.

Register and Functional Description

Address Register (EADRH, EADRL)

The lower byte contains the address of one of the 256 bytes. The higher byte (EADRH) is for future extensions and for addressing the security bits (see Security Facilities). The EADRH register address is F3H. The EADRL register address is F2H.

Data Register (EDAT)

This register is required for read and write operations and also for row/block erase. In write mode, its contents are written to the addressed byte (for "row erase" and "block erase" the contents are don't care). The write pulse starts all operations, except read. In read mode, EDAT contains the data of the addressed byte. The EDAT register address is F4H.

Timer Register (ETIM)

The timer register is required to adapt the erase/write time to the oscillator frequency. The user has to ensure that the erase or write (program) time is neither too short or too long.

The ETIM register address is F5H. Table 2 contains the values which must be written to the ETIM register by software for various oscillator frequencies (the default value is 08H after RESET).

The general formula is:

2ms Write time:

Value (decimal,
to be rounded up) =
$$\frac{f_{XTAL1} [kHz]}{512} - 2$$

10ms Write time:


Value (decimal) =
$$\frac{f_{XTAL1} [kHz]}{96} - 2$$

Control Register (ECNTRL)

See Figure 2 for a description of this register. The ECNTRL register address is F6H.

Table 2. Values for the Timer Register (ETIM)

		VALUES F	OR ETIM	
f _{XTAL1}	2ms WRI	TE TIME	10ms WR	
	HEX	DEC	HEX	DEC
1.0MHz	-	-	08	8
2.0MHz	02	2	13	19
3.0MHz	04	4	1D	29
4.0MHz	06	6	28	40
5.0MHz	08	8	32	50
6.0MHz	0A	10	3C	60
7.0MHz	0C	12	47	71
8.0MHz	0E	14	51	81
9.0MHz	10	16	5C	92
10.0MHz	12	18	66	102
11.0MHz	14	20	71	113
12.0MHz	16	22	7B	123
13.0MHz	18	24		
14.0MHz	1A	26		
15.0MHz	1C	28		
16.0MHz	1E	30		
24.0MHz	2C	4745		



80C851/83C851

7	6		5	4	3		2	1	0
IFE	EEIN	IT E	WP		ECNT	RL3	ECNTRL	ECNTRL1	ECNTRL0
Bit CNTRL CNTRL CNTRL CNTRL CCTRL CCTRL COTRL	.6 EEIN .5 EWP .4 .3–	Ac re: Wi se IT EE P Er Wi re: Re	set by so hen set rial port EPROM ase/writ hen EW	h EEPR(oftware. and ena interrup interrup te in prog /P is set, oftware.	bled, this fla t (see Interru t enable: set gress flag: se	g ford ipt se and i et and	ces an inte ection). reset by so reset by t	rupt to the sa ftware (active he sequence	t by software;
	Operat	ion	ECNT	TRL.3	ECNTRL.2	EC	NTRL.1	ECNTRL.0	
F F b	Byte mode Row erase Page write* Page erase/ Plock erase Future proc		0 1 - 1	-	0 1 - 0		0 0 - 1	0 0 - 0	
Byte mod		written to	one by	te at a tii	me.				ata can be rea
Read mo					when byte m able in the d			This means	that the cont
Write mo		first. Sinc	nis mode is activated by writing to the data register. The address register must be loaded st. Since the old contents are read first (by default), this allows the sequencer to decide hether an erase/write or write cycle only (data = 00H) is required.						
Row eras		i.e. the 8 one byte erase/wri	In this mode, the addressed row is cleared. The three LSBs of EADRL are not significant, i.e. the 8 bytes addressed by EADRL are cleared in the same time normally needed to clear one byte ($t_{ROWERASE} = t_E = t_W$). For the following write modes, only the write and not the erase/write cycle is required. For example, using the row erase mode, programming 8 bytes takes $t_{TOTOAL} = t_E + 8 \times t_W$ compared to $t_{TOTAL} = 8 \times t_E + 8 \times t_W$ ($t_E = t_{ERASE} \cdot t_W = t_{WRITE}$).						
Page writ	te:	For future	e produc	cts.					
Page era		For future	•						
Block era									curity bits is a insignificant
Program	Sequence	es and Re	egister	Content	s after Rese	et			
EADRH EADRL ETIM ECNTRL EDAT	= 1xxx = 00H = 08H = 00H = xxH	xxxxB	(securi (securi (minim	ity bit ad ity bit ad ium eras node, re	dress) e time with t				tor frequency
Initialize: Read:	MOV E	ETIM, EADRH, EADRL,							
NEaU.		., EDAT							
Write:		EADRL, EDAT,							
Erase rov	MOV E	EADRL, ECNTRL, EDAT,	#0CH) don't c	Erase row		BLSBs don e	t care	
Erase blo	ock: MOV E MOV E	ECNTRL, EDAT,) don't c	Erase bloo are	ck mo	ode		
If the sec		-		,	generally st	arts a	as follows:		
	DRH, #80H DRL, #00H				-				
	,		Figu	ure 2. (Control Reg	ister	(ECNTRL)	

Figure 2. Control Register (ECNTRL)

80C851/83C851

Security Facilities

EEPROM Protection

The EEPROM is protected using four security bits which are contained in an extra EEPROM byte at address 8000H (EADRH/EADRL). They can be set or cleared by software. To activate the EEPROM protection, the program sequence in byte mode must be as follows:

MOV	EADRH, #80H
MOV	EADRL, #00H
MOV	EDAT, #FFH

If two or more of these bits are reset, SB = 0, the security mode is disabled and the EEPROM is not protected. If three or four bits are set, SB = 1 and the \overline{EA} mode differs from the internal access mode.

In this case, access to the EEPROM is only possible in one mode regardless of how the external access mode is reached (by pulling the \overline{EA} pin low or by passing the 4K boundary). For SB = 1 and "external access" only, the "block erase" mode is enabled. The program sequence has to be as follows:

MOVEADRH, #80H (security byte address)MOVEADRL, #00H (security byte address)MOVECNTRL, #0AH (block erase mode)MOVEDAT, #xxH (start block erase)

All 256 data bytes, the security bits, and SB will be cleared after completing this mode (EWP = 0). SB will also be affected in byte mode when writing to the security byte (not for SB = 1 and "external access"). Figure 3 illustrates the access to SB.


ROM Code Protection

Since the external access mode can only be selected by pulling the \overline{EA} pin low during reset, it is not possible to read the internal program memory using the MOVC instruction while executing external program memory. Furthermore, it is not possible to change this

mode to internal access within the MOVC cycle.

Additionally, a mask-programmable ROM code protection facility is available. When the program memory passes the 4K boundary using both the internal and external ROMs, it is not possible to access the internal ROM from the external program memory if the mask-programmable ROM security bit is set. An access to the lower 4K bytes of program memory using the MOVC instruction is only possible while executing internal program memory.

Also the verification mode (test-mode which writes the ROM contents to a port for comparison with a reference code) is not implemented for security reasons. A different test-mode is implemented for test purposes. This mode allows every bit to be tested. However, the internal code cannot be accessed via a port.



80C851/83C851

OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator, as shown in the logic symbol, page 3.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

RESET

A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), while the oscillator is running. To insure a good power-up reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles. At power-up, the voltage on V_{DD} and RST must come up at the same time for a proper start-up.

Note: Before entering the idle or power-down modes, the user has to ensure that there is no EEPROM erase/write cycle in progress

(i.e., the EWP bit has to be reset before activating the idle or power-down modes; otherwise EEPROM accesses will be aborted).

IDLE MODE

In idle mode, the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

POWER-DOWN MODE

In the power-down mode, the oscillator is stopped and the instruction to invoke power-down is the last instruction executed. Only the contents of the on-chip RAM and EEPROM are preserved. A hardware reset is the only way to terminate the power-down mode. The control bits for the reduced power modes are in the special function register PCON. Table 3 shows the state of the I/O ports during low current operating modes.

INTERRUPT SYSTEM

External events and the real-time-driven on-chip peripherals require service by the CPU asynchronous to the execution of any particular section of code. To tie the asynchronous activities of these functions to normal program execution, a multiple-source, two-priority-level, nested interrupt system is provided. Interrupt response latency is from 3 μ s to 7 μ s when using a 12MHz crystal. The S83C851 acknowledges interrupt requests from 7 sources as follows:

- INTO and INT1: externally via pins 12 and 13, respectively,
- Timer 0 and timer 1: from the two internal counters,
- Serial port: from the internal serial I/O port or EEPROM (1 vector).

Each interrupt vectors to a separate location in program memory for its service program. Each source can be individually enabled (the EEPROM interrupt can only be enabled when the serial port interrupt is enabled) or disabled and can be programmed to a high or low priority level. All enabled sources can also be globally disabled or enabled. Both external interrupts can be programmed to be level-activated and are active low to allow "wire-ORing" of several interrupt sources to one input pin.

Note: The serial port and EEPROM interrupt flags must be cleared by software; all other flags are cleared by hardware.

Table 3. External Pin Status During Idle and Power-Down Modes

MODE	PROGRAM MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3
Idle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Float	Data	Data	Data

ABSOLUTE MAXIMUM RATINGS^{1, 2, 3}

PARAMETER	RATING	UNIT
Storage temperature range	-65 to +150	°C
Voltage on any other pin to V_{SS}	-0.5 to +6.5	V
Input or output DC current on any single I/O pin	±5	mA
Power dissipation (based on package heat transfer limitations, not device power consumption)	1.0	W

NOTES:

 Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.

2. This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima.

3. Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise noted.

80C851/83C851

DC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0^{\circ}C \text{ to } +70^{\circ}C \text{ (V}_{DD} = 5V \pm 10\%), -40^{\circ}C \text{ to } +85^{\circ}C \text{ (V}_{DD} = 5V \pm 10\%), \text{ or } -40^{\circ}C \text{ to } +125^{\circ}C \text{ (V}_{DD} = 5V \pm 10\%), V_{SS} = 0V \text{ (V}_{DD}$

		PART	TEST	LIN	IITS	
SYMBOL	PARAMETER	TYPE	CONDITIONS	MIN	MAX	UNIT
V _{IL}	Input low voltage, except EA	0 to +70°C -40 to +85°C -40 to +125°C		-0.5 -0.5 -0.5	0.2V _{DD} -0.1 0.2V _{DD} -0.15 0.2V _{DD} -0.25	V V V
V _{IL1}	Input low voltage to EA	0 to +70°C -40 to +85°C -40 to +125°C		-0.5 -0.5 -0.5	0.2V _{DD} -0.3 0.2V _{DD} -0.35 0.2V _{DD} -0.45	V V V
V _{IH}	Input high voltage, except XTAL1, RST	0 to +70°C -40 to +85°C -40 to +125°C		0.2V _{DD} +0.9 0.2V _{DD} +1.0 0.2V _{DD} +1.0	V _{DD} +0.5 V _{DD} +0.5 V _{DD} +0.5	V V V
V _{IH1}	Input high voltage, XTAL1, RST	0 to +70°C -40 to +85°C -40 to +125°C		0.7V _{DD} 0.7V _{DD} +0.1 0.7V _D +0.1	V _{DD} +0.5 V _{DD} +0.5 V _{DD} +0.5	
V _{OL}	Output low voltage, ports 1, 2, 3 ⁶		I _{OL} = 1.6mA ⁴		0.45	V
V _{OL1}	Output low voltage, port 0, ALE, PSEN 6		I _{OL} = 3.2mA ⁴	1	0.45	V
V _{OH}	Output high voltage, ports 1, 2, 3, ALE, PSEN		I _{OH} = –60μA, I _{OH} = –25μA, I _{OH} = –10μA	2.4 0.75V _{DD} 0.9V _{DD}		V V V
V _{OH1}	Output high voltage, port 0 in external bus mode ⁵		I _{OH} = -800μA, I _{OH} = -300μA, I _{OH} = -80μA	2.4 0.75V _{DD} 0.9V _{DD}		V V V
IIL	Logical 0 input current, ports 1, 2, 3	0 to +70°C -40 to +85°C -40 to +125°C	V _{IN} = 0.45V		50 75 75	μΑ μΑ μΑ
I _{TL}	Logical 1-to-0 transition current, ports 1, 2, 3	0 to +70°C -40 to +85°C -40 to +125°C	V _{IN} = 2.0V		650 750 750	μΑ μΑ μΑ
I _{L1}	Input leakage current, port 0, EA		0.45V <v<sub>i<v<sub>DD</v<sub></v<sub>		±10	μΑ
I _{DD}	Power supply current: Active mode @ 16MHz ¹ Active mode @ 24MHz ¹ Idle mode @ 16MHz ² Idle mode @ 24MHz ² Power down mode ³		See note 7		19 29 3.7 5.6 50	mA mA mA mA μA
R _{RST}	Internal reset pull-down resistor			50	150	kΩ
C _{IO}	Pin capacitance		f = 1MHz		10	pF

NOTES:

1. The operating supply current is measured with all output pins disconnected; XTAL1 driven with $t_r = t_f = 5ns$; $V_{IL} = V_{SS} + 0.5V$;

 $V_{IH} = V_{DD} - 0.5V$; XTAL2 not connected; $\overline{EA} = RST = Port 0 = V_{DD}$.

2. The idle mode supply current is measured with all output pins disconnected; XTAL1 driven with $t_r = t_f = 5ns$; $V_{IL} = V_{SS} + 0.5V$; $V_{IH} = V_{DD} - 0.5V$; XTAL2 not connected; $\overline{EA} = Port \ 0 = V_{DD}$; RST = V_{SS} .

The power-down current is measured with all output pins disconnected; XTAL2 not connected; EA = Port 0 = V_{DD}; RST = XTAL1 = V_{SS}. Capacitive loading on Port 0 and Port 2 may cause spurious noise pulses to be superimposed on the LOW level output voltage of ALE, Port 4. 1 and Port 3. The noise is due to external bus capacitance discharging into the Port 0 and Port 2 pins when these pins make a 1-to-0 transition during bus operations. In the worst cases (capacitive loading > 100pF), the noise pulse on the ALE line may exceed 0.8V. In such cases it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input.

5. Capacitive loading on Port 0 and Port 2 may cause the HIGH level output voltage on ALE and PSEN to momentarily fall below the 0.9V_{DD} specification when the address bits are stabilizing.

Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows: 6. 10mA

Maximum IOL per Port pin:

Maximum IOL per 8-bit port

Port 0: 26mA

Ports 1, 2, and 3: 15mA Maximum total I_{OL} for all output pins: 71mA.

If IOL exceeds the test condition, VOL may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions

7. See Figures 11 through 14 for I_{DD} test conditions.

Product specification

80C851/83C851

AC ELECTRICAL CHARACTERISTICS^{1, 2}

16 MHz Version

			16MHz	CLOCK	VARIABL	E CLOCK	
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	UNIT
1/t _{CLCL}	4	Oscillator frequency			1.2	16	MHz
t _{LHLL}	4	ALE pulse width	85		2t _{CLCL} -40		ns
t _{AVLL}	4	Address valid to ALE low	8		t _{CLCL} -55		ns
t _{LLAX}	4	Address hold after ALE low	28		t _{CLCL} -35		ns
t _{LLIV}	4	ALE low to valid instruction in		150		4t _{CLCL} -100	ns
t _{LLPL}	4	ALE low to PSEN low	23		t _{CLCL} -40		ns
t _{PLPH}	4	PSEN pulse width	143		3t _{CLCL} -45		ns
t _{PLIV}	4	PSEN low to valid instruction in		83		3t _{CLCL} -105	ns
t _{PXIX}	4	Input instruction hold after PSEN	0		0		ns
t _{PXIZ}	4	Input instruction float after PSEN		38		t _{CLCL} -25	ns
t _{AVIV}	4	Address to valid instruction in		208		5t _{CLCL} -105	ns
t _{PLAZ}	4	PSEN low to address float		10		10	ns
Data Memo	ry	•	I		•		<u> </u>
t _{RLRH}	5	RD pulse width	275		6t _{CLCL} -100		ns
t _{WLWH}	5	WR pulse width	275		6t _{CLCL} -100		ns
t _{RLDV}	5	RD low to valid data in		148		5t _{CLCL} -165	ns
t _{RHDX}	5	Data hold after RD	0		0		ns
t _{RHDZ}	5	Data float after RD		55		2t _{CLCL} -70	ns
t _{LLDV}	5	ALE low to valid data in		350		8t _{CLCL} -150	ns
t _{AVDV}	5	Address to valid data in		398		9t _{CLCL} -165	ns
t _{LLWL}	5, 6	ALE low to RD or WR low	138	238	3t _{CLCL} -50	3t _{CLCL} +50	ns
t _{AVWL}	5, 6	Address valid to RD or WR low	120		4t _{CLCL} -130		ns
t _{QVWH}	6	Data setup time before WR	288		7t _{CLCL} -150		ns
t _{QVWX}	6	Data valid to WR transition	3		t _{CLCL} -60		ns
t _{WHQX}	6	Data hold after WR	13		t _{CLCL} -50		ns
t _{RLAZ}	5	RD low to address float		0		0	ns
t _{WHLH}	5, 6	RD or WR high to ALE high	23	103	t _{CLCL} -40	t _{CLCL} +40	ns
External Cl	ock	•	•			•	·
t _{CHCX}	8	High time	20		20		ns
t _{CLCX}	8	Low time	20		20		ns
tCLCH	8	Rise time		20	1	20	ns
t _{CHCL}	8	Fall time		20	1	20	ns
Erase/write	timer const	ant ³		-	-	-	-
t _{E/W}		Erase/write cycle time	4	20	4	20	ms
t _E		Erase time	2	10	2	10	ms
t _W		Write time	2	10	2	10	ms
t _S		Data retention time ⁴	10		10		years
NE/W		Erase/write cycles ⁵	10,000	i	10,000		cycles

NOTES:

Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.

3. The power-off fall-time of V_{DD} must be less than 1ms to prevent an overwrite pulse from being generated in the EEPROM which can cause spurious parasitic writing to EEPROM cells. If the V_{DD} power-off full-time is greater than 1ms, a power-off reset signal should be generated to prevent this condition from occurring.

4. Test condition: $T_{amb} = +55^{\circ}C$.

5. Number of erase/write cycles for each EEPROM byte.

80C851/83C851

AC ELECTRICAL CHARACTERISTICS^{1, 2}

24 MHz Version

			24MHz	CLOCK	VARIABL	E CLOCK	
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	UNIT
1/t _{CLCL}	4	Oscillator frequency			3.5	24	MHz
t _{LHLL}	4	ALE pulse width	43		2t _{CLCL} -40		ns
t _{AVLL}	4	Address valid to ALE low	17		t _{CLCL} -25		ns
t _{LLAX}	4	Address hold after ALE low	17		t _{CLCL} -25		ns
t _{LLIV}	4	ALE low to valid instruction in		102		4t _{CLCL} -65	ns
t _{LLPL}	4	ALE low to PSEN low	17		t _{CLCL} -25		ns
t _{PLPH}	4	PSEN pulse width	80		3t _{CLCL} -45		ns
t _{PLIV}	4	PSEN low to valid instruction in		65		3t _{CLCL} -60	ns
t _{PXIX}	4	Input instruction hold after PSEN	0		0		ns
t _{PXIZ}	4	Input instruction float after PSEN		17		t _{CLCL} -25	ns
t _{AVIV}	4	Address to valid instruction in		128		5t _{CLCL} -80	ns
t _{PLAZ}	4	PSEN low to address float		10		10	ns
Data Memo	ry	•			•		
t _{RLRH}	5	RD pulse width	150		6t _{CLCL} -100		ns
t _{WLWH}	5	WR pulse width	150		6t _{CLCL} -100		ns
t _{RLDV}	5	RD low to valid data in		118		5t _{CLCL} -90	ns
t _{RHDX}	5	Data hold after RD	0		0		ns
t _{RHDZ}	5	Data float after RD		55		2t _{CLCL} -28	ns
t _{LLDV}	5	ALE low to valid data in		183		8t _{CLCL} -150	ns
t _{AVDV}	5	Address to valid data in		210		9t _{CLCL} -165	ns
t _{LLWL}	5, 6	ALE low to RD or WR low	75	175	3t _{CLCL} -50	3t _{CLCL} +50	ns
t _{AVWL}	5, 6	Address valid to RD or WR low	92		4t _{CLCL} -75		ns
t _{QVWH}	6	Data setup time before WR	162		7t _{CLCL} -130		ns
t _{QVWX}	6	Data valid to WR transition	12		t _{CLCL} -30		ns
t _{WHQX}	6	Data hold after WR	17		t _{CLCL} -25		ns
t _{RLAZ}	5	RD low to address float		0		0	ns
t _{WHLH}	5, 6	RD or WR high to ALE high	17	67	t _{CLCL} -25	t _{CLCL} +25	ns
External Cl	ock	•	I				·
t _{CHCX}	8	High time	17		17		ns
t _{CLCX}	8	Low time	17		17		ns
t _{CLCH}	8	Rise time		5		20	ns
t _{CHCL}	8	Fall time		5		20	ns
	timer const	ant ³	1		1		<u> </u>
t _{E/W}		Erase/write cycle time	4	20	4	20	ms
tE		Erase time	2	10	2	10	ms
t _W		Write time	2	10	2	10	ms
t _S		Data retention time ⁴	10		10		years
NE/W		Erase/write cycles ⁵	10,000		10,000		cycles

NOTES:

Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.

3. The power-off fall-time of V_{DD} must be less than 1ms to prevent an overwrite pulse from being generated in the EEPROM which can cause spurious parasitic writing to EEPROM cells. If the V_{DD} power-off full-time is greater than 1ms, a power-off reset signal should be generated to prevent this condition from occurring.

4. Test condition: $T_{amb} = +55^{\circ}C$.

5. Number of erase/write cycles for each EEPROM byte.

80C851/83C851

EXPLANATION OF THE AC SYMBOLS

Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are: A - Address

- C Clock
- D Input data
- H Logic level high
- I Instruction (program memory contents)

L - Logic level low, or ALE


- P PSEN
- Q Output data
- R RD signal
- t Time V Valid
- W- WR signal
- X No longer a valid logic level
- Z Float

Examples: t_{AVLL}= Time for address valid to


ALE low.

 t_{LLPL} = Time for ALE low to











80C851/83C851






80C851/83C851

Table 4. External Clock Drive XTAL1


			E CLOCK - 16MHz	VARIABL f = 3.5 -		
SYMBOL	PARAMETER	MIN	MAX	MIN	МАХ	UNIT
tCLCL	Oscillator clock period	63	833	42	286	ns
t _{HIGH}	HIGH time	20	$t_{CLCL} - t_{LOW}$	17	$t_{CLCL} - t_{LOW}$	ns
t _{LOW}	LOW time	20	t _{CLCL} – t _{HIGH}	17	t _{CLCL} – t _{HIGH}	ns
t _r	Rise time	-	20	-	5	ns
t _f	Fall time	-	20	-	5	ns
t _{CY}	Cycle time ¹	0.75	10	0.5	3.43	μs

NOTE:


1. $t_{CY} = 12 t_{CLCL}$.



80C851/83C851



80C851/83C851



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	c	р ⁽¹⁾	Е ⁽¹⁾	е	e ₁	L	M _E	M _H	w	Z ⁽¹⁾ max.
mm	4.7	0.51	4.0	1.70 1.14	0.53 0.38	0.36 0.23	52.50 51.50	14.1 13.7	2.54	15.24	3.60 3.05	15.80 15.24	17.42 15.90	0.254	2.25
inches	0.19	0.020	0.16	0.067 0.045	0.021 0.015	0.014 0.009	2.067 2.028	0.56 0.54	0.10	0.60	0.14 0.12	0.62 0.60	0.69 0.63	0.01	0.089

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	1550E DATE
SOT129-1	051G08	MO-015AJ			-92-11-17 95-01-14

Product specification

SOT187-2

80C851/83C851





DIMENSIONS (millimetre dimensions are derived from the original inch dimensions)


UNIT	Α	A ₁ min.	Α3	A ₄ max.	bp	b ₁	D ⁽¹⁾	E ⁽¹⁾	е	е _D	еE	HD	Η _E	k	k ₁ max.	Lp	v	w	У	Z _D ⁽¹⁾ max.	Z _E ⁽¹⁾ max.	β
mm	4.57 4.19	0.51	0.25	3.05	0.53 0.33			16.66 16.51			16.00 14.99			1.22 1.07	0.51	1.44 1.02	0.18	0.18	0.10	2.16	2.16	45 ⁰
inches	0.180 0.165	0.020	0.01			0.032 0.026			0.05	0.630 0.590	0.630 0.590	0.695 0.685	0.695 0.685	0.048 0.042	0.020	0.057 0.040	0.007	0.007	0.004	0.085	0.085	

Note

1. Plastic or metal protrusions of 0.01 inches maximum per side are not included.

OUTLINE		REFEF	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	1550E DATE
SOT187-2	112E10	MO-047AC			-92-11-17 95-02-25

80C851/83C851



1998 Jul 03

80C851/83C851

NOTES

80C851/83C851

Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

Date of release: 09-98

Document order number:

9397 750 04368

Let's make things better.



