



LC865520B/16B/12B/08B/04B

8-Bit Single Chip Microcontroller with On-Chip 20/16/12/08/04K-Byte ROM and 512-Byte RAM

Preliminary

Overview

The LC865520B/16B/12B/08B/04B are 8-bit single chip microcontrollers with the following one-chip features:

- CPU : Operable at a minimum bus cycle time of 0.5 μ s
- On-chip ROM Capacity : 20K/16K/12K/8K/4K bytes
- On-chip RAM Capacity : 512 bytes (LC865520B/16B/12B/08B/04B)
- 16-bit timer/counter (can be divided into two 8 bit timers)
- 16-bit timer/PWM (can be divided into two 8 bit timers)
- 8-channel \times 8-bit AD converter
- Two 8-bit synchronous serial-interface circuits
- 13-source 10-vectored interrupt system

Features

(1) Read Only Memory (ROM)	: LC865520B	20480 \times 8 bits
	: LC865516B	16384 \times 8 bits
	: LC865512B	12288 \times 8 bits
	: LC865508B	8192 \times 8 bits
	: LC865504B	4096 \times 8 bits

(2) Random Access Memory (RAM) : LC865520B/16B/12B/08B/04B 512 \times 8 bits

(3) Bus Cycle Time/Instruction Cycle Time

The LC865520B/16B/12B/08B/04B are constructed to read ROM twice within one instruction cycle.

It has 1.7 times the performance capability for the same instruction cycle compared to our 4-bit microcontrollers (LC66000 series).

Bus cycle time indicates the speed to read ROM.

Bus cycle time	Instruction cycle time	Clock divider	System clock oscillation	Oscillation Frequency	Voltage
0.5 μ s	1 μ s	1/1	Ceramic (CF)	6MHz	4.5V to 6.0V
2 μ s	4 μ s	1/2	Ceramic (CF)	3MHz	2.5V to 6.0V
7.5 μ s	15 μ s	1/2	Internal RC	800kHz	2.5V to 6.0V
183 μ s	366 μ s	1/2	Crystal (XTAL)	32.768kHz	2.5V to 6.0V

■ Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.

■ SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

SANYO Electric Co.,Ltd. Semiconductor Company

TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

(4) Ports

- Input/output ports : 3 ports (16 terminals : port 1,7,8)
Input/output programmable for each bit individually
- Maximum 15V withstand tolerance input/output port : 2 ports (15 terminals)
Input/output programmable in nibble units : 1 port (8 terminals : port 0)
(When the N-channel open drain output is selected, input/output can be specified by bit.)
Input/output programmable for each bit individually : 1 port (7 terminals : port 3)
- Input ports : 2 ports (6 terminals : port 7,8)

(5) AD converter

- 8-channel × 8-bit AD converter

(6) Serial interface

- 1 channel × 16-bit serial interface (8-bit transmission available by program)
- 1 channel × 8-bit serial interface
LSB first/MSB first-function available
- An internal 8-bit baud-rate generator is common to both serial-interface circuits.

(7) Timer

- Timer 0
16-bit timer/counter
2-bit prescaler + 8-bit programmable prescaler
Mode 0 : Two 8-bit timers with programmable prescaler
Mode 1 : 8-bit timer with programmable prescaler + 8-bit counter
Mode 2 : 16-bit timer with programmable prescaler
Mode 3 : 16-bit counter
The resolution of Timer is tCYC. (tCYC: cycle time)

- Timer 1
16-bit timer/PWM
Mode 0 : Two 8-bit timers
Mode 1 : 8-bit timer + 8-bit PWM
Mode 2 : 16-bit timer
Mode 3 : Variable-bit PWM (9-16bits)
In Mode 0 and Mode 1, the resolution of Timer and PWM is tCYC.
In Mode 2 and Mode 3, the resolution of Timer and PWM is selectable by program: tCYC or 1/2 tCYC.

- Base timer
Generates an overflow every 500ms for a clock application (using 32.768kHz crystal oscillation for the base timer oscillator).
Generates an overflow every 976μs, 3.9ms, 15.6ms or 62.5ms (using 32.768kHz crystal oscillation for the base timer clock)
Clock for the base timer is selectable from 32.768kHz crystal oscillation, system clock, or programmable prescaler output of Timer 0.

(8) Buzzer output

- Built-in 4KHz and 2KHz buzzer generation function (using 32.768kHz crystal oscillation for the base timer oscillator)

(9) Remote receiver circuit (share with P73/INT3/T0IN terminal)

- Noise Rejection function (The filtering time of the noise rejection filter (1tCYC/16tCYC/64tCYC) can be switched by program.) (tCYC: instruction-cycle-time)
- Polarity switch function

(10) Watchdog timer

- External RC circuit is required.
- Interrupt or system reset is activated when the timer overflows.

(11) Interrupt

- 13-source and 10-vector interrupt function:

1. External interrupt INT0 (including watchdog timer)
2. External interrupt INT1
3. External interrupt INT2, Timer/counter T0L (lower 8 bits of Timer 0)
4. External interrupt INT3, Base timer
5. Timer/counter T0H (upper 8 bits of Timer 0)
6. Timer T1L (lower 8 bits of Timer 1), Timer T1H (upper 8 bits of Timer 1)
7. Serial interface SIO0
8. Serial interface SIO1
9. AD converter
10. Port 0

- Built-in Interrupt Priority control register

Three interrupt priorities are supported (low, high and highest) and multi-level nesting is possible. Low or high priority level can be assigned to the 11 interrupt sources of interrupts 3 to 10 shown above by the interrupt priority control register. For the external interrupt INT0 and INT1 (interrupt 1 and 2), low or highest can be set regardless of the interrupt priority register.

(12) Sub-routine stack levels

- A maximum of 128 levels (set stack inside RAM)

(13) Multiplication and division

16 bits \times 8-bit (7 instruction-cycle-times)

16 bits / 8-bit (7 instruction-cycle-times)

(14) 3 types of oscillation circuits

- Built-in RC oscillation circuit used for the system clock.
- CF oscillation circuit used for the system clock.
- Crystal oscillation circuit used for the system clock and the time-base clock.

(15) Standby function

- HALT mode

The HALT mode stops the program execution, which minimizes power consumption. This operation mode can be released by a system reset or an interrupt request.

- HOLD mode

The HOLD mode stops all oscillation circuits: CF, RC and Crystal oscillations. This mode can be released by the following conditions.

- Feed "L" level to the reset terminal ($\overline{\text{RES}}$)
- Feed the selected level to P70/INT0, P71/INT1 terminals
- Feed "L" level to the Port 0

(16) Shipping form

- DIP42S
- QIP48E

(17) Development tools

Evaluation (EVA) chip : LC866096
EPROM version : LC86E5420
One time version : LC86P5420
Emulator : EVA-86000 + ECB867100 (Evaluation chip board) + POD865400 (POD)


Notice for use

1. The following must be taken into consideration by the user:

Oscillation frequency range for system clock.	Supply voltage range	Clock Divider	Notes
15kHz to 30kHz	4.5V to 6.0V	1/1	Can not use 1/2 divider
30kHz to 6MHz		1/1,1/2	
15kHz to 30kHz	2.5V to 6.0V	1/1	Can not use 1/2 divider
30kHz to 1.5MHz		1/1,1/2	
1.5MHz to 3MHz		1/2	Can not use 1/1 divider
Internal RC oscillation	4.5V to 6.0V	1/1,1/2	
	2.5V to 6.0V	1/2	Can not use 1/1 divider

Pin Assignment


•DIP42S



Package Dimension

(unit : mm)


3025B



SANYO : DIP-42S(600mil)

Pin Assignment

•QIP48E




*Leave NC pins open.

Package Dimension


(unit : mm)

3156



SANYO : QIP-48E

System Block Diagram



Pin description

Name	I/O	Function description	Option																																			
VSS	-	Power terminal (-)	-																																			
VDD	-	Power terminal (+)	-																																			
PORT0 P00 to P07	I/O	<ul style="list-style-type: none"> 8-bit input/output port Port 0 interrupt input Data direction programmable in nibble units HOLD release input A withstand tolerance of 15V when selecting N-channel open drain output 	<ul style="list-style-type: none"> Pull-up resistor : Provided/Not provided (specified in nibble units) Output form : CMOS/N-channel open drain (specified by bit) 																																			
PORT1 P10 to P17	I/O	<ul style="list-style-type: none"> 8-bit input/output port Data direction programmable for each bit individually Other functions P10 SIO0 data output P11 SIO0 data input, bus input/output P12 SIO0 clock input/output P13 SIO1 data output P14 SIO1 data input, bus input/output P15 SIO1 clock input/output P16 Buzzer output P17 Timer 1 output (PWM0 output) 	<ul style="list-style-type: none"> Output form : CMOS/N-channel open drain (specified by bit) 																																			
PORT3 P30 to P36	I/O	<ul style="list-style-type: none"> 7-bit input/output port Data direction programmable for each bit individually A withstand tolerance of 15V when selecting N-channel open drain output 	<ul style="list-style-type: none"> Pull-up resistor : Provided/Not provided (specified by bit) Output form : CMOS/N-channel open drain (specified by bit) 																																			
PORT7 P70 to P73 $\overline{P74}$, P75	I/O I	<ul style="list-style-type: none"> 4-bit input/output port Data direction programmable for each bit individually 2-bit input port Other functions P70 : INT0 input/HOLD release input/N-ch Tr. output for watchdog timer P71 : INT1 input/HOLD release input P72 : INT2 input/timer 0 event input P73 : INT3 input with noise filter/timer 0 event input P74 : Input terminal XT1 for 32.768kHz X'tal oscillation P75 : Output terminal XT2 for 32.768kHz X'tal oscillation Interrupt detection style, vector address <table border="1"> <thead> <tr> <th></th> <th>Rising</th> <th>Falling</th> <th>Rising/ Falling</th> <th>H level</th> <th>L level</th> <th>Vector</th> </tr> </thead> <tbody> <tr> <td>INT0</td> <td>enable</td> <td>enable</td> <td>disable</td> <td>enable</td> <td>enable</td> <td>03H</td> </tr> <tr> <td>INT1</td> <td>enable</td> <td>enable</td> <td>disable</td> <td>enable</td> <td>enable</td> <td>0BH</td> </tr> <tr> <td>INT2</td> <td>enable</td> <td>enable</td> <td>enable</td> <td>disable</td> <td>disable</td> <td>13H</td> </tr> <tr> <td>INT3</td> <td>enable</td> <td>enable</td> <td>enable</td> <td>disable</td> <td>disable</td> <td>1BH</td> </tr> </tbody> </table>		Rising	Falling	Rising/ Falling	H level	L level	Vector	INT0	enable	enable	disable	enable	enable	03H	INT1	enable	enable	disable	enable	enable	0BH	INT2	enable	enable	enable	disable	disable	13H	INT3	enable	enable	enable	disable	disable	1BH	
	Rising	Falling	Rising/ Falling	H level	L level	Vector																																
INT0	enable	enable	disable	enable	enable	03H																																
INT1	enable	enable	disable	enable	enable	0BH																																
INT2	enable	enable	enable	disable	disable	13H																																
INT3	enable	enable	enable	disable	disable	1BH																																

Continue.

Name	I/O	Function description	Option
PORT8 P80 to 83 P84 to 87	I I/O	<ul style="list-style-type: none"> • 4-bit input port • Data direction programmable for each bit individually • 4-bit input/output port • Other function AD converter input port (8 pins) 	-
RES	I	Reset	-
XT1/P74	I	<ul style="list-style-type: none"> • Input terminal for 32.768kHz X'tal oscillation • Other function XT1 : Input port $\overline{P74}$ • When not in use, connect terminal to VDD 	-
XT2/P75	O	<ul style="list-style-type: none"> • Output terminal for 32.768kHz X'tal oscillation • Other function XT2 : Input port P75 • When not in use - If set as port, connect terminal to VDD. - If set as oscillation, leave terminal open. 	-
CF1	I	Input terminal for ceramic resonator	-
CF2	O	Output terminal for ceramic resonator	-

* All port options (except pull-up resistor of port 0) can be specified by bit.

A state of port terminals at reset

Name	Input/output mode	Style of pull-up resistors when pull-up option is enabled
Port 0	Input	Fixed pull-up resistor OFF
Ports 1,3	Input	Programmable pull-up resistor OFF

1. Absolute Maximum Ratings at VSS=0V and Ta=25°C

Parameter	Symbol	Pins	Conditions	Ratings			unit		
				VDD[V]	min.	typ.		max.	
Supply voltage	VDDMAX	VDD	VDD		-0.3		+7.0	V	
Input voltage	VI(1)	<ul style="list-style-type: none"> • Ports $\overline{74,75}$ • Ports 80,81,82,83 • \overline{RES} 			-0.3		VDD+0.3		
Input/Output voltage	VIO(1)	<ul style="list-style-type: none"> • Port 1 • Ports 70,71,72,73 • Ports 84,85,86,87 • Ports 0, 3 of CMOS output 			-0.3		VDD+0.3		
	VIO(2)	Ports 0, 3 of N-ch open drain output			-0.3		15		
High level output current	Peak output current	IOPH	<ul style="list-style-type: none"> • Ports 0, 1, 3 • Ports 71,72,73 • Ports 84,85,86,87 	<ul style="list-style-type: none"> • CMOS output • For each pin 		-10			mA
	Total output current	Σ IOAH(1)	Ports 0, 1	Total of all pins		-30			
		Σ IOAH(2)	Port 3	Total of all pins		-15			
		Σ IOAH(3)	<ul style="list-style-type: none"> • Ports 71,72,73 • Ports 84,85,86,87 	Total of all pins		-10			
Low level output current	Peak output current	IOPL(1)	Ports 0, 1, 3	For each pin				20	
		IOPL(2)	<ul style="list-style-type: none"> • Ports 70,71,72,73 • Ports 84,85,86,87 	For each pin				15	
	Total output current	Σ IOAL(1)	Ports 0,1,70	Total of all pins					60
		Σ IOAL(2)	Port 3	Total of all pins					40
		Σ IOAL(3)	<ul style="list-style-type: none"> • Ports 71,72,73 • Ports 84,85,86,87 	Total of all pins					20
Maximum power consumption	Pdmax(1)	DIP42S	Ta= -30 to+70°C					630	mW
	Pdmax(2)	QFP48E	Ta= -30 to+70°C					350	
Operating temperature range	Topr				-30		70	°C	
Storage temperature range	Tstg				-55		125		

2. Recommended Operating Range at Ta=-30°C to +70°C, VSS=0V

Parameter	Symbol	Pins	Conditions	Ratings			unit	
				VDD[V]	min.	typ.		max.
Operating Supply voltage range	VDD(1)	VDD	0.98μs ≤ tCYC ≤ 400μs		4.5		6.0	V
	VDD(2)		3.9μs ≤ tCYC ≤ 400μs		2.5		6.0	
Hold voltage	VHD	VDD	RAM and register data are kept in HOLD mode.		2.0		6.0	
Input high voltage	VIH(1)	Port 0 of CMOS output	Output disable	2.5 to 6.0	0.33VDD +1.0		VDD	
	VIH(2)	Port 0 of N-ch open drain output	Output disable	4.0 to 6.0	0.75VDD		13.5	
				2.5 to 4.0	0.8VDD		13.5	
	VIH(3)	• Port 1 • Ports 72,73 • Port 3 of CMOS output	Output disable	2.5 to 6.0	0.75VDD		VDD	
	VIH(4)	Port 3 of N-ch open drain output	Output disable	4.0 to 6.0	0.75VDD		13.5	
				2.5 to 4.0	0.8VDD		13.5	
	VIH(5)	• Port 70 Port input/interrupt • Port 71 • RES	Output disable	2.5 to 6.0	0.75VDD		VDD	
VIH(6)	Port 70 Watchdog timer	Output disable	2.5 to 6.0	0.9VDD		VDD		
VIH(7)	• Port 8 • Ports 74,75	• Output disable • Using as port	2.5 to 6.0	0.75VDD		VDD		
Input low voltage	VIL(1)	Port 0 of CMOS output	Output disable	2.5 to 6.0	VSS		0.2VDD	
	VIL(2)	Port 0 of N-ch open drain output	Output disable	2.5 to 6.0	VSS		0.25VDD	
	VIL(3)	• Ports 1,3 • Ports 72,73	Output disable	2.5 to 6.0	VSS		0.25VDD	
	VIL(4)	• Port 70 Port input/interrupt • Port 71 • RES	Output disable	2.5 to 6.0	VSS		0.25VDD	
	VIL(5)	Port 70 Watchdog timer	Output disable	2.5 to 6.0	VSS		0.8VDD to 1.0	
	VIL(6)	• Port 8 • Ports 74,75	• Output disable • Using as port	2.5 to 6.0	VSS		0.25VDD	
Operation cycle time	tCYC			4.5 to 6.0	0.98		400	μs
				2.5 to 6.0	3.9		400	
Oscillation frequency range (Note 1)	FmCF(1)	CF1, CF2	• 6MHz (ceramic resonator) • Refer to figure 1	4.5 to 6.0	5.88	6	6.12	MHz
	FmCF(2)	CF1, CF2	• 3MHz (ceramic resonator) • Refer to figure 1	2.5 to 6.0	2.94	3	3.06	
	FmRC		Internal RC oscillation	2.5 to 6.0	0.3	0.8	3.0	
	FsXtal	XT1, XT2	• 32.768kHz (crystal oscillation) • Refer to figure 2	2.5 to 6.0		32.768		kHz

Continue.

Parameter	Symbol	Pins	Conditions	Ratings			unit	
				VDD[V]	min.	typ.		max.
Oscillation stabilizing time (Note 1)	tmsCF(1)	CF1, CF2	<ul style="list-style-type: none"> •6MHz (ceramic resonator) • Refer to figure 3 	4.5 to 6.0				ms
	tmsCF(2)	CF1, CF2	<ul style="list-style-type: none"> •3MHz (ceramic resonator) • Refer to figure 3 	4.5 to 6.0				
				2.5 to 6.0				
	tssXtal	XT1, XT2	<ul style="list-style-type: none"> •32.768kHz (crystal oscillation) • Refer to figure 3 	4.5 to 6.0				s
2.5 to 6.0								

(Note 1) The oscillation parameters are shown on table 1 and 2.

3. Electrical Characteristics at Ta=-30°C to +70°C, VSS=0V

Parameter	Symbol	Pins	Conditions	Ratings			unit	
				VDD[V]	min.	typ.		max.
Input high current	IIH(1)	Ports 0,3 of open drain output	<ul style="list-style-type: none"> Output disable VIN=13.5V (including the off-leak current of the output Tr.) 	2.5 to 6.0			5	μA
	IIH(2)	<ul style="list-style-type: none"> Port 0 without pull-up MOS Tr. Ports 1,3 Ports 70,71,72,73 Port 8 	<ul style="list-style-type: none"> Output disable Pull-up MOS Tr. OFF. VIN=VDD (including the off-leak current of the output Tr.) 	2.5 to 6.0			1	
	IIH(3)	RES	VIN=VDD	2.5 to 6.0			1	
	IIH(4)	Ports 74,75	<ul style="list-style-type: none"> VIN=VDD Using as port 	2.5 to 6.0			1	
Input low current	IIL(1)	<ul style="list-style-type: none"> Ports 1,3 Port 0 without pull-up MOS Tr. Ports 70,71,72,73 Port 8 	<ul style="list-style-type: none"> Output disable Pull-up MOS Tr. OFF. VIN=VSS (including the off-leak current of the output Tr.) 	2.5 to 6.0	-1			
	IIL(2)	RES	VIN=VSS	2.5 to 6.0	-1			
	IIL(3)	Ports 74,75	<ul style="list-style-type: none"> VIN=VSS Using as port 	2.5 to 6.0	-1			
Output high voltage	VOH(1)	Ports 0,1,3 of CMOS output	IOH=-1.0mA	4.5 to 6.0	VDD-1			V
	VOH(2)	Ports 71,72,73 Ports 84,85,86,87	IOH=-0.1mA	2.5 to 6.0	VDD-0.5			
Output low voltage	VOL(1)	Ports 0,1,3	IOL=10mA	4.5 to 6.0			1.5	
	VOL(2)		IOL=1.6mA	4.5 to 6.0			0.4	
	VOL(3)		<ul style="list-style-type: none"> IOL=1.0mA Every pin's IOL ≤ 1mA 	2.5 to 6.0			0.4	
	VOL(4)	Ports 71,72,73	IOL=1.6mA	4.5 to 6.0			0.4	
	VOL(5)	Ports 84,85,86,87	<ul style="list-style-type: none"> IOL=0.5mA Every pin's IOL ≤ 1mA 	2.5 to 6.0			0.4	
	VOL(6)	Port 70	IOL=1mA	4.5 to 6.0			0.4	
	VOL(7)		<ul style="list-style-type: none"> IOL=0.5mA Every pin's IOL ≤ 1mA 	2.5 to 6.0			0.4	
Pull-up MOS Tr. resistor	Rpu	<ul style="list-style-type: none"> Ports 0,1,3 Ports 70,71,72,73 Ports 84,85,86,87 	VOH=0.9VDD	4.5 to 6.0	15	40	70	kΩ
				2.5 to 4.5	25	70	150	
Hysteresis voltage	VHIS	<ul style="list-style-type: none"> Port 1 Ports 70,71,72,73 RES 	Output disable	2.5 to 6.0		0.1VDD		V
Pin capacitance	CP	All pins	<ul style="list-style-type: none"> f=1MHz All pins except the measured terminal: VIN=VSS Ta=25°C 	2.5 to 6.0		10		pF

4. Serial Input/Output Characteristics at Ta=-30°C to +70°C, VSS=0V

Parameter	Symbol	Pins	Conditions	VDD[V]	Ratings			unit	
					min.	typ.	max.		
Serial clock	Input clock	Cycle	tCKCY(1)	SCK0,SCK1	Refer to figure 5	2.5 to 6.0	2		tCYC
		Low Level pulse width	tCKL(1)				1		
		High Level pulse width	tCKH(1)				1		
	Output clock	Cycle	tCKCY(2)	SCK0,SCK1	• Use a 1kΩ pull-up resistor in the open drain output. • Refer to figure 5	2.5 to 6.0	2		
		Low Level pulse width	tCKL(2)					1/2tCKCY	
		High Level pulse width	tCKH(2)					1/2tCKCY	
Serial input	Data set-up time	tICK	• SI0,SI1 • SB0,SB1	• Data set-up to SCK0,1 • Data hold from SCK0,1 • Refer to figure 5	4.5 to 6.0	0.1		μs	
	Data hold time	tCKI			2.5 to 6.0	0.4			
					4.5 to 6.0	0.1			
					2.5 to 6.0	0.4			
Serial output	Output delay time (External clock used for serial transfer clock)	tCKO(1)	• SO0,SO1 • SB0,SB1	• Use a 1kΩ pull-up resistor in the open drain output. • Data hold from SCK0,1 • Refer to figure 5	4.5 to 6.0			7/12 tCYC +0.2	
					2.5 to 6.0			7/12 tCYC +1	
	Output delay time (Internal clock used for serial transfer clock)	tCKO(2)			4.5 to 6.0			1/3 tCYC +0.2	
					2.5 to 6.0			1/3 tCYC +1	

5. Pulse Input Conditions at Ta=-30°C to +70°C, VSS=0V

Parameter	Symbol	Pins	Conditions	Ratings			unit	
				VDD[V]	min.	typ.		max.
High/low level pulse width	tPIH(1) tPIL(1)	• INT0, INT1 • INT2/T0IN	• Interrupt acceptable • Timer0-countable	2.5 to 6.0	1			tCYC
	tPIH(2) tPIL(2)	INT3/T0IN (The noise rejection clock is selected to 1/1.)	• Interrupt acceptable • Timer0-countable	2.5 to 6.0	2			
	tPIH(3) tPIL(3)	INT3/T0IN (The noise rejection clock is selected to 1/16.)	• Interrupt acceptable • Timer0-countable	2.5 to 6.0	32			
	tPIH(4) tPIL(4)	INT3/T0IN (The noise rejection clock is selected to 1/64.)	• Interrupt acceptable • Timer0-countable	2.5 to 6.0	128			
	tPIL(5)	RES	Reset acceptable	2.5 to 6.0	200			μs

6. AD Converter Characteristics at Ta=-30°C to +70°C, VSS=0V

Parameter	Symbol	Pins	Conditions	Ratings			unit		
				VDD[V]	min.	typ.		max.	
Resolution	N			4.5 to 6.0		8		bit	
Absolute precision (Note 2)	ET						±1.5	LSB	
Conversion time	tCAD		AD conversion time = 16 × tCYC (ADCR2=0) (Note 3)	4.5 to 6.0			15.68 (tCYC=0.98μs)	65.28 (tCYC=4.08μs)	μs
			AD conversion time = 32 × tCYC (if ADCR2=1) (Note 3)				31.36 (tCYC=0.98μs)	130.56 (tCYC=4.08μs)	
Analog input voltage range	VAIN	AN0 - AN7			VSS		VDD	V	
Analog port input current	IAINH		VAIN=VDD				1	μA	
	IAINL		VAIN=VSS		-1				

(Note 2) Absolute precision excludes the quantizing error (±1/2 LSB).

(Note 3) The conversion time is the time from executing the AD conversion instruction to setting the complete digital conversion value in the register.

7. Sample Current Dissipation Characteristics at Ta=-30°C to +70°C, VSS=0V

Parameter	Symbol	Pins	Conditions	Ratings			unit	
				VDD[V]	min.	typ.		max.
Current drain during basic operation (Note 4)	IDDOP(1)	VDD	<ul style="list-style-type: none"> • FmCF=6MHz by ceramic resonator • FsXtal=32.768kHz by crystal oscillation • System clock : CF oscillation (6MHz) • Internal RC oscillation stops • 1/1 divided 	4.5 to 6.0		12	22	mA
	IDDOP(2)		<ul style="list-style-type: none"> • FmCF=3MHz by ceramic resonator • FsXtal=32.768kHz by crystal oscillation • System clock : CF oscillation (3MHz) • Internal RC oscillation stops • 1/2 divided 	4.5 to 6.0		3	7	
	IDDOP(3)		<ul style="list-style-type: none"> • FmCF=0Hz (when oscillation stops) • FsXtal=32.768kHz by crystal oscillation • System clock : RC oscillation • 1/2 divided 	2.5 to 4.5		2.0	5	
	IDDOP(4)		<ul style="list-style-type: none"> • FmCF=0Hz (when oscillation stops) • FsXtal=32.768kHz by crystal oscillation • System clock : RC oscillation • 1/2 divided 	4.5 to 6.0		1.2	3	
	IDDOP(5)		<ul style="list-style-type: none"> • FmCF=0Hz (when oscillation stops) • FsXtal=32.768kHz by crystal oscillation • System clock : X'tal oscillation (32.768kHz) • Internal RC oscillation stops • 1/2 divided 	2.5 to 4.5		1.0	2.5	
	IDDOP(6)		<ul style="list-style-type: none"> • FmCF=0Hz (when oscillation stops) • FsXtal=32.768kHz by crystal oscillation • System clock : X'tal oscillation (32.768kHz) • Internal RC oscillation stops • 1/2 divided 	4.5 to 6.0		35	130	μA
	IDDOP(7)		<ul style="list-style-type: none"> • FmCF=0Hz (when oscillation stops) • FsXtal=32.768kHz by crystal oscillation • System clock : X'tal oscillation (32.768kHz) • Internal RC oscillation stops • 1/2 divided 	2.5 to 4.5		25	70	

Continue.

Parameter	Symbol	Pins	Conditions	Ratings			unit	
				VDD[V]	min.	typ.		Max.
Current drain in HALT mode (Note 4)	IDDHALT(1)	VDD	<ul style="list-style-type: none"> • HALT mode • FmCF=6MHz by ceramic resonator • FsXtal=32.768kHz by crystal oscillation • System clock : CF oscillation (6MHz) • Internal RC oscillation stops • 1/1 divided 	4.5 to 6.0		7	12	mA
	IDDHALT(2)		<ul style="list-style-type: none"> • HALT mode • FmCF=3MHz by ceramic resonator • FsXtal=32.768kHz by crystal oscillation • System clock : CF oscillation (3MHz) • Internal RC oscillation stops • 1/2 divided 	4.5 to 6.0		2.2	5	
	IDDHALT(3)		<ul style="list-style-type: none"> • HALT mode • FmCF=0Hz (when oscillation stops) • FsXtal=32.768kHz by crystal oscillation • System clock : RC oscillation • 1/2 divided 	2.5 to 4.5		1.2	3	
	IDDHALT(4)		<ul style="list-style-type: none"> • HALT mode • FmCF=0Hz (when oscillation stops) • FsXtal=32.768kHz by crystal oscillation • System clock : RC oscillation • 1/2 divided 	4.5 to 6.0		800	2000	μA
	IDDHALT(5)		<ul style="list-style-type: none"> • HALT mode • FmCF=0Hz (when oscillation stops) • FsXtal=32.768kHz by crystal oscillation • System clock : X'tal oscillation (32.768kHz) • Internal RC oscillation stops • 1/2 divided 	2.5 to 4.5		500	1500	
	IDDHALT(6)		<ul style="list-style-type: none"> • HALT mode • FmCF=0Hz (when oscillation stops) • FsXtal=32.768kHz by crystal oscillation • System clock : X'tal oscillation (32.768kHz) • Internal RC oscillation stops • 1/2 divided 	4.5 to 6.0		25	100	
	IDDHALT(7)		<ul style="list-style-type: none"> • HALT mode • FmCF=0Hz (when oscillation stops) • FsXtal=32.768kHz by crystal oscillation • System clock : X'tal oscillation (32.768kHz) • Internal RC oscillation stops • 1/2 divided 	2.5 to 4.5		12	55	
Current drain in HOLD mode (Note 4)	IDDHOLD(1)	VDD	HOLD mode	4.5 to 6.0		0.06	30	
	IDDHOLD(2)			2.5 to 4.5		0.02	20	

(Note 4) The current of the output transistors and pull-up MOS transistors are excluded.

Recommended Oscillation Circuit and Characteristics

The recommended circuit parameters are verified by an oscillator manufacturer using a SANYO provided oscillation evaluation board.

Table 1. Recommended circuit parameters for the main system clock using the ceramic resonator

Frequency	Manufacturer	Oscillator	Recommended circuit parameter			Operating supply voltage range	Note
			C1	C2	Rd1		
6MHz	MURATA	CSA6.00MG	33pF	33pF	470Ω	4.5V to 6.0V	
		CSTS0600MG03	(15pF)	(15pF)	470Ω	4.5V to 6.0V	Internal C1, C2
3MHz	MURATA	CSA3.00MG	33pF	33pF	470Ω	2.5V to 6.0V	
		CST3.00MGW	(30pF)	(30pF)	470Ω	2.5V to 6.0V	Internal C1, C2

Table 2. Recommended circuit parameters for the sub system clock using the crystal oscillation

Frequency	Manufacturer	Oscillator	Recommended circuit parameter			Operating supply voltage range	Note
			C3	C4	Rd2		
32.768kHz	SEIKO EPSON	MC-306	18pF	18pF	560Ω	2.5V to 6.0V	

The recommended circuit parameter may vary according to the applications. For further assistance, please contact the oscillator manufacturer keeping the following in mind.

- Since the oscillation frequency precision is affected by the wiring capacitance of the application board, etc., it is required to adjust the oscillation frequency on the production board.
- The oscillation frequency and the recommended circuit parameter shown above apply when the operating temperature range is -30°C to +70°C. When using the clock oscillation circuit under the conditions which exceed the operating temperature range or in applications that require precision tolerances, please contact the oscillator manufacturer.
- If using other circuit parameter than listed above, please contact SANYO.

Since the gain of oscillation circuit is reduced in order to minimize the power consumption of the circuit and the circuit can be affected by the noise, wiring capacity, etc., it is suggested to take the followings into consideration.

- The distance between the clock I/O terminals (XT1, XT2) and external parts should be as short as possible.
- The capacitors' (C1, C2) VSS should be placed close to the microcontroller's GND terminal and away from any other GND.
- The signal lines with large current or with rapid state changes should be placed away from the oscillation circuit.




Figure 1 Ceramic oscillation circuit




Figure 2 Crystal oscillation circuit





Figure 3 Oscillation stabilizing time



(Note) Select CRES and RRES value to assure that at least 200 μ s reset time is generated after the VDD becomes higher than the minimum operating voltage.

Figure 4 Reset circuit




Figure 5 Serial input / output test condition




Figure 6 Pulse input timing condition

memo:

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only ; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of January, 2001. Specifications and information herein are subject to change without notice.