AP-248

APPLICATION NOTE

Using The 8096

IRA HORDEN MCO APPLICATIONS ENGINEER

September 1987

Order Number: 270061-002

Information in this document is provided in connection with Intel products. Intel assumes no liability whatsoever, including infringement of any patent or copyright, for sale and use of Intel products except as provided in Intel's Terms and Conditions of Sale for such products.

Intel retains the right to make changes to these specifications at any time, without notice. Microcomputer Products may have minor variations to this specification known as errata.

*Other brands and names are the property of their respective owners.

†Since publication of documents referenced in this document, registration of the Pentium, OverDrive and iCOMP trademarks has been issued to Intel Corporation.

Contact your local Intel sales office or your distributor to obtain the latest specifications before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from:

Intel Corporation P.O. Box 7641 Mt. Prospect, IL 60056-7641

or call 1-800-879-4683

COPYRIGHT © INTEL CORPORATION, 1996

Using The 8096	CONTENTS	PAGE
	1.0 INTRODUCTION	1
	2.0 8096 OVERVIEW	1
	2.1. General Description	1
	2.1.1. CPU Section	2
	2.1.2. I/O Features	4
	2.2. The Processor Section	4
	2.2.1. Operations and Addro Modes	əssing 4
	2.2.2. Assembly Language	7
	2.2.3. Interrupts	8
	2.3. On-Chip I/O Section	10
	2.3.1. Timer/Counters	10
	2.3.2. HSI	11
	2.3.3. HSO	12
	2.3.4. Serial Port	13
	2.3.5. A to D Converter	
	2.3.6. PWM Register	17
	3.0 BASIC SOFTWARE EXAMPLE	S 19
	3.1. Using the 8096's Processin Section	g 19
	3.1.1. Table Interpolation	19
	3.1.2. PL/M-96	22
	3.2. Using the I/O Section	24
	3.2.1. Using the HSI Unit	24
	3.2.2. Using the HSO Unit	25
	3.2.3. Using the Serial Port Mode 1	in 29
	3.2.4. Using the A to D	31
	4.0 ADVANCED SOFTWARE EXAMPLES	
	4.1. Simultaneous I/O Routines Interrupt Control	under 31
	4.2. Software Serial Port Using t HSIO Unit	:he
	4.3. Interfacing an Optical Enco the HSI Unit	der to 39
	5.0 HARDWARE EXAMPLE	
	5.1. EPROM Only Minimum	£1
	5.2. Port Reconstruction	53
	6.0 CONCLUSION	54
	7.0 BIBLIOGRAPHY	54

CONTENTS

PAGE CONTENTS

APPENDICES

Appendix A. Basic Software
Examples A-1
A.1. Table Lookup 1 A-1
A.2. Table Lookup 2 A-3
A.3. PLM-96 Code with Expansion A-5
A.4. Pulse Measurement A-11
A.5. Enchanced Pulse Measurement A-13

A.6. PWM Using the HSO A-15
A.7. Serial Port A-19
A.8. A to D Converter A-21
Appendix B. HSO and A to D Under Interrupt Control
Appendix C. Software Serial Port C-1
Appendix D. Motor Control Program D-1

Figures

2-1. 8096 Block Diagram1 2-2. Memory Map 2 2-3. SFR Layout 3 2-4. Major I/O Functions 4 2-5. Instruction Summary 5 2-6. Instruction Format7 2-7. 2-8. Interrupt Vectors and Priorities 8 2-9. Interrupt Structure Block 2-10. The PSW Register 10 2-11. HSI Unit Block Diagram 11 2-12. HSI Mode Register 11 2-13. HSO Command Register 12 2-14. HSO Block Diagram 12 2-15. Serial Port Control/Status Register 13 2-16. Baud Rate Formulas 14 2-17. Baud Rate Values for 10, 11, 12 MHz 15 2-18. Multiprocessor Communication 16 2-19. A to D Result/Command Register 17 2-20. PWM Output Waveforms 18 2-21. PWM to Analog Conversion Circuitry 18 Using the HSIO to Monitor Rotating 3-1. Serial Port Level Conversion 30 3-2. 4-1. 10-Bit Asynchronous Frame 35 4-2. Optical Encoder and Waveforms 39 4-3. Filtered Encoder Waveforms 40 4-4. Schematic of Optical Encoder to 8096 Interface 41 4-5. Motor Driver Circuitry 41 4-6. Mode State Diagram 44 4-7. Motor Control Modes 49 Minimum System Configuration 52 5-1.

3-1.	Include File DEMO96.INC	19
3-2.	ASM-96 Code for Table Lookup Routine 1	20
3-3.	ASM-96 Code for Table Lookup Routine 1	21
3-4.	PLM-96 Code for Table Lookup Routine 1	23
3-5.	32-Bit Result Multiply Procedure for PLM-96	23
3-6.	Measuring Pulses Using the HSI Unit	24
3-7.	Enhanced HSI Pulse Measurement Routine	25
3-8.	Generating a PWM with the HSO	26
3-9.	Changes to Declarations for HSO Routine	27
3-10.	Driver Module for HSO PWM Program	27
3-11.	Using the Serial Port in Mode 1	29
3-12.	Scanning the A to D Channels	31
4-1.	Using Multiple I/O Devices	32
4-2.	Software Serial Port Declarations	35
4-3.	Software Serial Port Interface Routines	36
4-4.	Software Serial Port Initialization Routine	36
4-5.	Software Serial Port Transmit Process	37
4-6.	Receive Process	37
4-7.	Motor Control HSO.0 Timer Routine	42
4-8.	Motor Control HSI Data Available Routine	44
4-9.	Motor Control Mode 1 Routines	45
4-10.	Motor Control Mode 0 Routines	46
4-11.	Motor Control Software Timer 1 Routine	47
4-12.	Motor Control Next Position	49
4-13.	Motor Control Timer Interrupt Routine	50
4-14.	Motor Control Software Timer Interrupt Handler	50
4-15.	Motor Control Software Timer 2 Routine	51

Listings

1.0 INTRODUCTION

High speed digital signals are frequently encountered in modern control applications. In addition, there is often a requirement for high speed 16-bit and 32-bit precision in calculations. The MCS®-96 product line, generically referred to as the 8096, is designed to be used in applications which require high speed calculations and fast L/O operations.

The 8096 is a 16-bit microcontroller with dedicated I/O subsystems and a complete set of 16-bit arithmetic instructions including multiply and divide operations. This Ap-note will briefly describe the 8096 in section 2, and then give short examples of how to use each of its key features in section 3. The concluding sections feature a few examples which make use of several chip features simultaneously and some hardware connection suggestions. Further information on the 8096 and its use is available from the sources listed in the bibliography.

2.0 8096 OVERVIEW

2.1. General Description

Unlike microprocessors, microcontrollers are generally optimized for specific applications. Intel's 8048 was optimized for general control tasks while the 8051 was optimized for 8-bit math and single bit boolean operations. The 8096 has been designed for high speed/high performance control applications. Because it has been designed for these applications the 8096 architecture is different from that of the 8048 or 8051.

There are two major sections of the 8096; the CPU section and the I/O section. Each of these sections can be subdivided into functional blocks as shown in Figure 2-1.



Figure 2-1. 8096 Block Diagram



2.1.1. CPU SECTION

The CPU of the 8096 uses a 16-bit ALU which operates on a 256-byte register file instead of an accumulator. Any of the locations in the register file can be used for sources or destinations for most of the instructions. This is called a register to register architecture. Many of the instructions can also use bytes or words from anywhere in the 64K byte address space as operands. A memory map is shown in Figure 2-2. In the lower 24 bytes of the register file are the registermapped I/O control locations, also called Special Function Registers or SFRs. These registers are used to control the on-chip I/O features. The remaining 232 bytes are general purpose RAM, the upper 16 of which can be kept alive using a low current power-down mode.



Figure 2-2. Memory Map

Figure 2-3 shows the layout of the register mapped I/O. Some of these registers serve two functions, one if they are read from and another if they are written

to. More information about the use of these registers is included in the description of the features which they control.



Figure 2-3: SFR Layout

2.1.2. I/O FEATURES

Many of the I/O features on the 8096 are designed to operate with little CPU intervention. A list of the major I/O functions is shown in Figure 2-4. The Watchdog Timer is an internal timer which can be used to reset the system if the software fails to operate properly. The Pulse-Width-Modulation (PWM) output can be used as a rough D to A, a motor driver, or for many other purposes. The A to D converter (ADC) has 8 multiplexed inputs and 10-bit resolution. The serial port has several modes and its own baud rate generator. The High Speed I/O section includes a 16-bit timer, a 16-bit counter, a 4-input programmable edge detector, 4 software timers, and a 6-output programmable event generator. All of these features will be described in section 2.3.

2.2. The Processor Section

2.2.1. OPERATIONS AND ADDRESSING MODES

The 8096 has 100 instructions, some of which operate on bits, some on bytes, some on words and some on longs (double words). All of the standard logical and arithmetic functions are available for both byte and word operations. Bit operations and long operations are provided for some instructions. There are also flag manipulation instructions as well as jump and call instructions. A full set of conditional jumps has been included to speed up testing for various conditions.

Bit operations are provided by the Jump Bit and Jump Not Bit instructions, as well as by immediate masking of bytes. These bit operations can be performed on any of the bytes in the register file or on any of the special function registers. The fast bit manipulation of the SFRs can provide rapid I/O operations.



A symmetric set of byte and word operations make up the majority of the 8096 instruction set. The assembly language for the 8096 (ASM-96) uses a "B" suffix on a mnemonic to indicate a byte operation, without this suffix a word operation is indicated. Many of these operations can have one, two or three operands. An example of a one operand instruction would be:

NOT Value1 ; Value1 : = 1's complement (Value1)

A two operand instruction would have the form:

ADD Value2, Value1 ; Value2 : = Value2 + Value1

A three operand instruction might look like:

MUL Value3,Value2,Value1;

Value3 : = Value2* Value1

The three operand instructions combined with the register to register architecture almost eliminate the necessity of using temporary registers. This results in a faster processing time than machines that have equivalent instruction execution times, but use a standard architecture.

Long (32-bit) operations include shifts, normalize, and multiply and divide. The word divide is a 32-bit by 16bit operation with a 16-bit quotient and 16-bit remainder. The word multiply is a word by word multiply with a long result. Both of these operations can be done in either the signed or unsigned mode. The direct unsigned modes of these instructions take only 6.5 microseconds. A normalize instruction and sticky bit flag have been included in the instruction set to provide hardware support for the software floating point package (FPAL-96).

	Major I/O Functions
High Speed Input Unit	Provides Automatic Recording of Events
High Speed Output Unit	Provides Automatic Triggering of Events and Real-Time Interrupts
Pulse Width Modulation	Output to Drive Motors or Analog Circuits
A to D Converter	Provides Analog Input
Watchdog Timer	Resets 8096 if a Malfunction Occurs
Serial Port	Provides Synchronous or Asynchronous Link
Standard I/O Lines	Provide Interface to the External World when other Special Features are not needed

Figure 2-4. Major I/O Functions

Mnemonic	Oper-	Operation (Note 1)			F	ags			Notes
whethome	ands	operation (Note 1)	z	N	С	v	VT	ST	Notes
ADD/ADDB	2	$D \leftarrow D + A$	-	-	-	-	1	_	
ADD/ADDB	3	$D \leftarrow B + A$	-	-	-	-	1	_	
ADDC/ADDCB	2	$D \leftarrow D + A + C$	Ļ	-	-	4	1	—	
SUB/SUBB	2	$D \leftarrow D - A$	-	-	-	4	1	—	
SUB/SUBB	3	D ← B – A	-	-	-	-	1	_	
SUBC/SUBCB	2	$D \leftarrow D - A + C - 1$	\downarrow	-	-	-	1	—	
CMP/CMPB	2	D-A	-	-	-	-	1	_	
MUL/MULU	2	D, D + 2 ← D * A	_	—	—	_	—	?	2
MUL/MULU	3	D, D + 2 ← B * A	—	—	—	_	—	?	2
MULB/MULUB	2	D, D + 1 ← D * A	-	-	-	_	-	?	3
MULB/MULUB	3	D, D + 1 ← B * A	-	-	_	_	_	?	3
DIVU	2	$D \leftarrow (D, D + 2)/A, D + 2 \leftarrow remainder$	-	—	—	-	1	_	2
DIVUB	2	$D \leftarrow (D, D + 1)/A, D + 1 \leftarrow remainder$	_	—	_	-	1	_	3
DIV	2	$D \leftarrow (D, D + 2)/A, D + 2 \leftarrow remainder$	_	—	_	?	1	_	2
DIVB	2	$D \leftarrow (D, D + 1)/A, D + 1 \leftarrow remainder$	-	—	_	?	1	—	3
AND/ANDB	2	D ← D and A	-	-	0	0	_	_	
AND/ANDB	3	D ← B and A	-	-	0	0	_	_	
OR/ORB	2	D ← D or A	-	-	0	0	_	_	
XOR/XORB	2	D ← D (excl. or) A	-	-	0	0	_	—	
LD/LDB	2	D ← A	_	—	_	_	_	_	
ST/STB	2	A ← D	—	—	_	_	—	—	
LDBSE	2	$D \leftarrow A; D + 1 \leftarrow SIGN(A)$	—	-	_	_	—	—	3, 4
LDBZE	2	$D \leftarrow A; D + 1 \leftarrow 0$	_	—	_	_	—	_	3, 4
PUSH	1	$SP \leftarrow SP - 2; (SP) \leftarrow A$	_	—	_	_	—	—	
POP	1	$A \leftarrow (SP); SP \leftarrow SP + 2$	_	_	_	_	_	_	
PUSHF	0	SP \leftarrow SP - 2; (SP) \leftarrow PSW; PSW \leftarrow 0000H I \leftarrow 0	0	0	0	0	0	0	
POPF	0	$PSW \leftarrow (SP); SP \leftarrow SP + 2; I \leftarrow \checkmark$	-	-	-	-	-	-	
SJMP	1	PC ← PC + 11-bit offset	_	_	_	_	_	_	5
LJMP	1	PC ← PC + 16-bit offset	-	—	—	_	_	_	5
BR (indirect)	1	PC ← (A)	_	_	_	_	_	_	
SCALL	1	SP \leftarrow SP - 2; (SP) \leftarrow PC; PC \leftarrow PC + 11-bit offset	-	-	—	-	-	-	5
LCALL	1	SP \leftarrow SP - 2; (SP) \leftarrow PC; PC \leftarrow PC + 16-bit offset	-	-	—	-	-	-	5
RET	0	$PC \leftarrow (SP); SP \leftarrow SP + 2$	-	-	—	—	—	_	
J (conditional)	1	PC ← PC + 8-bit offset (if taken)	-	-	—	-	-	-	5
JC	1	Jump if $C = 1$	-	-	_	_	_	_	5
JNC	1	Jump if $C = 0$	-	_	_		_	_	5
JF	1	Jump if $7 = 1$	_	_	_	_	_	_	5

Figure 2-5. Instruction Summary

NOTES:

1. If the mnemonic ends in "B", a byte operation is performed, otherwise a word operation is done. Operands D, B, and A must conform to the alignment rules for the required operand type. D and B are locations in the register file; A can be located anywhere in memory. 2. D, D + 2 are consecutive WORDS in memory; D is DOUBLE-WORD aligned. 3. D, D + 1 are consecutive BYTES in memory; D is WORD aligned.

Changes a byte to a word.
 Offset is a 2's complement number.

intel

Mnemonic	Oper-	Operation (Note 1)			FI	ags			Notes
winemonie	ands	operation (Note 1)	Z	Ν	С	v	VT	ST	Notes
JNE	1	Jump if $Z = 0$	—	—	—	—	—	—	5
JGE	1	Jump if $N = 0$	—	—	—	—	—	—	5
JLT	1	Jump if $N = 1$	_	—	—	—	—	—	5
JGT	1	Jump if $N = 0$ and $Z = 0$	_	_	—	—	—	—	5
JLE	1	Jump if $N = 1$ or $Z = 1$	_	—	—	—	—	—	5
JH	1	Jump if $C = 1$ and $Z = 0$	—	—	—	—	—	—	5
JNH	1	Jump if $C = 0$ or $Z = 1$	_	—	—	—	—	—	5
JV	1	Jump if $V = 1$	_	—	—	—	—	—	5
JNV	1	Jump if $V = 0$	_	_	_	—	—	—	5
JVT	1	Jump if $VT = 1$; Clear VT	-	-	-	-	0	—	5
JNVT	1	Jump if $VT = 0$; Clear VT	-	_	-	_	0	_	5
JST	1	Jump if $ST = 1$	_	—	—	—	—	—	5
JNST	1	Jump if $ST = 0$	_	_	_	—	—	—	5
JBS	3	Jump if Specified Bit = 1	-	_	-	_	—	—	5, 6
JBC	3	Jump if Specified Bit = 0	-	-	-	-	_	—	5, 6
DJNZ	1	$D \leftarrow D - 1$; if $D \neq 0$ then PC \leftarrow PC + 8-bit offset	_	_	_	_	_	_	5
DEC/DECB	1	D ← D − 1	-	-	-	-	1	—	
NEG/NEGB	1	D ← 0 - D	1	1	1	-	1	_	
INC/INCB	1	D ← D + 1	1	4	-	-	1	—	
EXT	1	D ← D; D + 2 ← Sign (D)	-		0	0	—	—	2
EXTB	1	D ← D; D + 1 ← Sign (D)	1		0	0	—	—	3
NOT/NOTB	1	D 🔶 Logical Not (D)	1		0	0	—	—	
CLR/CLRB	1	D ← 0	1	0	0	0	—	—	
SHL/SHLB/SHLL	2	$C \leftarrow msb lsb \leftarrow 0$	-	?	-	-	1	—	7
SHR/SHRB/SHRL	2	$0 \rightarrow msb lsb \rightarrow C$	1	?	-	0	—		7
SHRA/SHRAB/SHRAL	2	$msb \rightarrow msb Isb \rightarrow C$	-	4	-	0	—	-	7
SETC	0	C ← 1	—	—	1	—	—	—	
CLRC	0	C ← 0	_	—	0	—	—	—	
CLRVT	0	VT ← 0	—	—	—	—	0	—	
RST	0	PC ← 2080H	0	0	0	0	0	0	8
DI	0	Disable All Interrupts (I ← 0)	—	—	—	—	—	_	
EI	0	Enable All Interrupts (I ← 1)	—	—	—	—	—	—	
NOP	0	$PC \leftarrow PC + 1$	_	—	—	—	—	—	
SKIP	0	PC ← PC + 2	_				_		
NORML	2	Left Shift Till msb = 1; D ← shift count	-	?	0				7
TRAP	0	$SP \leftarrow SP - 2; (SP) \leftarrow PC$ $PC \leftarrow (2010H)$	_	_	_	_	_	_	9

Figure 2-5. Instruction Summary (Continued)

NOTES:
1. If the mnemonic ends in "B", a byte operation is performed, otherwise a word operation is done. Operands D, B, and A must conform to the alignment rules for the required operand type. D and B are locations in the register file; A can be located anywhere in memory.
5. Offset is a 2's complement number.
6. Specified bit is one of the 2048 bits in the register file.
7. The "L" (Long) suffix indicates double-word operation.
8. Initiates a Reset by pulling RESET low. Software should re-initialize all the necessary registers with code starting at 2080H.
9. The assembler will not accept this mnemonic.

9. The assembler will not accept this mnemonic.

One operand of most of the instructions can be used with any one of six addressing modes. These modes increase the flexibility and overall execution speed of the 8096. The addressing modes are: register-direct, immediate, indirect, indirect with auto-increment, and long and short indexed.

The fastest instruction execution is gained by using either register direct or immediate addressing. Registerdirect addressing is similar to normal direct addressing, except that only addresses in the register file or SFRs can be addressed. The indexed mode is used to directly address the remainder of the 64K address space. Immediate addressing operates as would be expected, using the data following the opcode as the operand.

Both of the indirect addressing modes use the value in a word register as the address of the operand. If the indirect auto-increment mode is used then the word register is incremented by one after a byte access or by two after a word access. This mode is particularly useful for accessing lookup tables.

Access to any of the locations in the 64K address space can be obtained by using the long indexed addressing mode. In this mode a 16-bit 2's complement value is added to the contents of a word register to form the address of the operand. By using the zero register as the index, ASM96 (the assembler) can accept "direct" addressing to any location. The zero register is located at 0000H and always has a value of zero. A short indexed mode is also available to save some time and code. This mode uses an 8-bit 2's complement number as the offset instead of a 16-bit number.

2.2.2. ASSEMBLY LANGUAGE

The multiple addressing modes of the 8096 make it easy to program in assembly language and provide an excellent interface to high level languages. The instructions accepted by the assembler consist of mnemonics followed by either addresses or data. A list of the mnemonics and their functions are shown in Figure 2-5. The addresses or data are given in different formats depending on the addressing mode. These modes and formats are shown in Figure 2-6.

Additional information on 8096 assembly language is available in the MCS-96 Macro Assembler Users Guide, listed in the bibliography.

Mnem Mnem Mnem	Dest or Src1 Dest, Src1 Dest, Src1, Src2	;;;;	One operand direct Two operand direct Three operand direct	
Mnem Mnem Mnem	#Src1 Dest, #Src1 Dest, Src1, #Src2	., ., .,	One operand immediate Two operand immediate Three operand immediate	
Mnem Mnem Mnem Mnem Mnem	[addr] [addr] + Dest, [addr] Dest, [addr] + Dest, Src1, [addr] Dest, Src1, [addr] +	· · · · · · · · · · · · · · · · · · ·	One operand indirect One operand indirect auto-increment Two operand indirect Two operand indirect auto-increment Three operand indirect Three operand indirect auto-increment	
Mnem Mnem	Dest, offs [addr] Dest, Src1, offs [addr]	;;	Two operand indexed (short or long) Three operand indexed (short or long)	
Where:	"Mnem" is the instruction mnemon "Dest" is the destination register "Src1", "Src2" are the source regist "addr" is a register containing a va "offs" is an offset used in computir	ic ste ເໄມ າg	ers e to be used in computing the address of an operand the address of an operand	70004 - 20
			27	0061-B3

Figure 2-6. Instruction Format



Figure 2-7. Interrupt Sources

2.2.3. INTERRUPTS

The flexibility of the instruction set is carried through into the interrupt system. There are 20 different interrupt sources that can be used on the 8096. The 20 sources vector through 8 locations or interrupt vectors. The vector names and their sources are shown in Figure 2-7, with their locations listed in Figure 2-8. Control of the interrupts is handled through the Interrupt Pending Register (INT_PENDING), the Interrupt Mask Register (INT_MASK), and the I bit in the PSW (PSW.9). Figure 2-9 shows a block diagram of the interrupt structure. The INT_PENDING register contains bits which get set by hardware when an interrupt occurs. If the interrupt mask register bit for that source is a 1 and PSW.9 = 1, a vector will be taken to the address listed in the interrupt vector table for that

Sourco	Ve Loc	ctor ation	Driority
Source	(High Byte)	(Low Byte)	Phoney
Software	2011H	2010H	Not Applicable
Extint	200FH	200EH	7 (Highest)
Serial Port	200DH	200CH	6
Software Timers	200BH	200AH	5
HSI.0	2009H	2008H	4
High Speed Outputs	2007H	2006H	3
HSI Data Available	2005H	2004H	2
A/D Conversion Complete	2003H	2002H	1
Timer Overflow	2001H	2000H	0 (Lowest)

Figure 2-8. Interrupt Vectors and Priorities

source. When the vector is taken the INT_PENDING bit is cleared. If more than one bit is set in the INT__PENDING register with the corresponding bit set in the INT__MASK register, the Interrupt with the highest priority shown in Figure 2-8 will be executed.

The software can make the hardware interrupts work in almost any fashion desired by having each routine run with its own setup in the INT__MASK register. This will be clearly seen in the examples in section 4 which change the priority of the vectors in software. The



Figure 2-9. Interrupt Structure Block Diagram



Figure 2-10. The PSW Register

PSW (shown in Figure 2-10), stores the INT__MASK register in its lower byte so that the mask register can be pushed and popped along with the machine status when moving in and out of routines. The action of pushing flags clears the PSW which includes PSW.9, the interrupt enable bit. Therefore, after a PUSHF instruction interrupts are disabled. In most cases an interrupt service routine will have the basic structure shown below.

```
INT VECTOR:

PUSHF

LDB INT_MASK, #xxxxxxB

EI

-

;Insert service routine here

-

POPF

RET
```

The PUSHF instruction saves the PSW including the old INT__MASK register. The PSW, including the interrupt enable bit are left cleared. If some interrupts need to be enabled while the service routine runs, the INT__MASK is loaded with a new value and interrupts are globally enabled before the service routine continues. At the end of the service routine a POPF in-

struction is executed to restore the old PSW. The RET instruction is executed and the code returns to the desired location. Although the POPF instruction can enable the interrupts the next instruction will always execute. This prevents unnecessary building of the stack by ensuring that the RET always executes before another interrupt vector is taken.

2.3. On-Chip I/O Section

All of the on-chip I/O features of the 8096 can be accessed through the special function registers, as shown in Figure 2-3. The advantage of using register-mapped I/O is that these registers can be used as the sources or destinations of CPU operations. There are seven major I/O functions. Each one of these will be considered with a section of code to exemplify its usage. The first section covered will be the High Speed I/O, (HSIO), subsystem. This section includes the High Speed Input (HSI) unit, High Speed Output (HSO) unit, and the Timer/Counter section.

2.3.1. TIMER/COUNTERS

The 8096 has two time bases, Timer 1 and Timer 2. Timer 1 is a 16-bit free running timer which is incremented every 8 state times. (A state time is 3 oscillator periods, or 0.25 microseconds with a 12 MHz crystal.)



Figure 2-11. HSI Unit Block Diagram

Its value can be read at any time and used as a reference for both the HSI section and the HSO section. Timer 1 can cause an interrupt when it overflows, and cannot be modified or stopped without resetting the entire chip. Timer 2 is really an event counter since it uses an external clock source. Like Timer 1, it is 16-bits wide, can be read at any time, can be used with the HSO section, and can generate an interrupt when it overflows. Control of Timer 2 is limited to incrementing it and resetting it. Specific values can not be written to it.

intel

Although the 8096 has only two timers, the timer flexibility is equal to a unit with many timers thanks to the HSIO unit. The HSI enables one to measure times of external events on up to four lines using Timer 1 as a timer base. The HSO unit can schedule and execute internal events and up to six external events based on the values in either Timer 1 or Timer 2. The 8096 also includes separate, dedicated timers for the baud rate generator and watchdog timer.

2.3.2. HSI

The HSI unit can be thought of as a message taker which records the line which had an event and the time at which the event occurred. Four types of events can trigger the HSI unit, as shown in the HSI block diagram in Figure 2-11. The HSI unit can measure pulse widths and record times of events with a 2



Figure 2-12. HSI Mode Register



microsecond resolution. It can look for one of four events on each of four lines simultaneously, based on the information in the HSI Mode register, shown in Figure 2-12. The information is then stored in a seven level FIFO for later retrieval. Whenever the FIFO contains information, the earliest entry is placed in the holding register. When the holding register is read, the next valid piece of information is loaded into it. Interrupts can be generated by the HSI unit at the time the holding register is loaded or when the FIFO has six or more entries.

2.3.3. HSO

Just as the HSI can be thought of as a message taker, the HSO can be thought of as a message sender. At times determined by the software, the HSO sends mes-



Figure 2-13. HSO Command Register



Figure 2-14. HSO Block Diagram

sages to various devices to have them turn on, turn off, start processing, or reset. Since the programmed times can be referenced to either Timer 1 or Timer 2, the HSO makes the two timers look like many. For example, if several events have to occur at specific times, the HSO unit can schedule all of the events based on a single timer. The events that can be scheduled to occur and the format of the command written to the HSO Command register are shown in Figure 2-13.

The software timers listed in the figure are actually 4 software flags in I/O Status Register 1 (IOS1). These flags can be set, and optionally cause an interrupt, at any time based on Timer 1 or Timer 2. In most cases these timers are used to trigger interrupt routines which must occur at regular intervals. A multitask process can easily be set up using the software timers.

A CAM (Content Addressable Memory) file is the main component of the HSO. This file stores up to eight events which are pending to occur. Every state time one location of the CAM is compared with the two timers. After 8 state times, (two microseconds with a 12 MHz clock), the entire CAM has been searched for time matches. If a match occurs the specified event will be triggered and that location of the CAM will be made available for another pending event. A block diagram of the HSO unit is shown in Figure 2-14.

2.3.4. Serial Port

Controlling a device from a remote location is a simple task that frequently requires additional hardware with many processors. The 8096 has an on-chip serial port to reduce the total number of chips required in the system.



Figure 2-15. Serial Port Control/Status Register

The serial port is similar to that on the MCS-51 product line. It has one synchronous and three asynchronous modes. In the asynchronous modes baud rates of up to 187.5 Kbaud can be used, while in the synchronous mode rates up to 1.5 Mbaud are available. The chip has a baud rate generator which is independent of Timer 1 and Timer 2, so using the serial port does not take away any of the HSI, HSO or timer flexibility or functionality.

Control of the serial port is provided through the SPCON/SPSTAT (Serial Port CONtrol/Serial Port STATus) register. This register, shown in Figure 2-15, has some bits which are read only and others which are write only. Although the functionality of the port is similar to that of the 8051, the names of some of the modes and control bits are different. The way in which the port is used from a software standpoint is also slightly different since RI and TI are cleared after each read of the register.

The four modes of the serial port are referred to as modes 0, 1, 2 and 3. Mode 0 is the synchronous mode, and is commonly used to interface to shift registers for I/O expansion. In this mode the port outputs a pulse train on the TXD pin and either transmits or receives data on the RXD pin. Mode 1 is the standard asynchronous mode, 8 bits plus a stop and start bit are sent or received. Modes 2 and 3 handle 9 bits plus a stop and start bit. The difference between the two is, that in Mode 2 the serial port interrupt will not be activated unless the ninth data bit is a one; in Mode 3 the interrupt is activated whenever a byte is received. These two modes are commonly used for interprocessor communication.

Using XTAL1: Mode 0: $\underset{Rate}{Baud} = \frac{XTAL1 \text{ frequency}}{4^*(B+1)}$; B $\neq 0$	
Others: $\frac{\text{Baud}}{\text{Rate}} = \frac{\text{XTAL1 frequency}}{64^*(B+1)}$	
Using T2CLK:	
Mode 0: $\frac{Baud}{Rate} = \frac{T2CLK \text{ frequency}}{B}; B \neq 0$	
$ \begin{array}{llllllllllllllllllllllllllllllllllll$	
Note that B cannot equal 0, except when using XTAL1 in other than mode 0.	

Figure 2-16. Baud Rate Formulas

Baud rates for all of the modes are controlled through the Baud Rate register. This is a byte wide register which is loaded sequentially with two bytes, and internally stores the value as a word. The least significant byte is loaded to the register followed by the most significant. The most significant bit of the baud value determines the clock source for the baud rate generator. If the bit is a one, the XTAL1 pin is used as the source, if it is a zero, the T2 CLK pin is used. The formulas shown in Figure 2-16 can be used to calculate the baud rates. The variable "B" is used to represent the least significant 15 bits of the value loaded into the baud rate register.

The baud rate register values for common baud rates are shown in Figure 2-17. These values can be used when XTAL1 is selected as the clock source for serial modes other than Mode 0. The percentage deviation from theoretical is listed to help assess the reliability of a given setup. In most cases a serial link will work if there is less than a 2.5% difference between the baud rates of the two systems. This is based on the assumption that 10 bits are transmitted per frame and the last bit of the frame must be valid for at least six-eights of the bit time. If the two systems deviate from theoretical by 1.25% in opposite directions the maximum tolerance of 2.5% will be reached. Therefore, caution must be used when the baud rate deviation approaches 1.25% from theoretical. Note that an XTAL1 frequency of 11.0592 MHz can be used with the table values for 11 MHz to provide baud rates that have 0.0 percent deviation from theoretical. In most applications, however, the accuracy available when using an 11 MHz input frequency is sufficient.

Serial port Mode 1 is the easiest mode to use as there is little to worry about except initialization and loading and unloading SBUF, the Serial port BUFfer. If parity is enabled, (i.e., PEN=1), 7 bits plus even parity are used instead of 8 data bits. The parity calculation is done in hardware for even parity. Modes 2 and 3 are similar to Mode 1, except that the ninth bit needs to be controlled and read. It is also not possible to enable parity in Mode 2. When parity is enabled in Mode 3 the ninth bit becomes the parity bit. If parity is not enabled, (i.e., PEN = 0), the TB8 bit controls the state of the ninth transmitted bit. This bit must be set prior to each transmission. On reception, if PEN = 0, the RB8 bit indicates the state of the ninth received bit. If parity is enabled, (i.e., PEN = 1), the same bit is called RPE (Receive Parity Error), and is used to indicate a parity error.

	XTAL1 Frequency = 12.0 MHz									
Baud Rate	Baud Register Value	Percent Error								
19.2K	8009H	+ 2.40								
9600	8013H	+ 2.40								
4800	8026H	-0.16								
2400	804DH	-0.16								
1200	809BH	-0.16								
300	8270H	0.00								
	XTAL1 Frequency = 11.0 MHz									
19.2K	8008H	+ 0.54								
9600	8011H	+ 0.54								
4800	8023H	+0.54								
2400	8047H	+0.54								
1200	808EH	-0.16								
300	823CH	+0.01								
	XTAL1 Frequency = 10.0 MHz									
19.2K	8007H	- 1.70								
9600	800FH	- 1.70								
4800	8020H	+ 1.38								
2400	8040H	-0.16								
1200	8081H	-0.16								
300	8208H	+ 0.03								

Figure 2-17. Baud Rate Values for 10, 11, 12 MHz

The software used to communicate between processors is simplified by making use of Modes 2 and 3. In a basic protocol the ninth bit is called the address bit. If it is set high then the information in that byte is either the address of one of the processors on the link, or a command for all the processors. If the bit is a zero, the byte contains information for the processor or processors previously addressed. In standby mode all processors wait in Mode 2 for a byte with the address bit set. When they receive that byte, the software determines if the next message is for them. The processor that is to receive the message switches to Mode 3 and receives the information. Since this information is sent with the ninth bit set to zero, none of the processors set to Mode 2 will be interrupted. By using this scheme the overall CPU time required for the serial port is minimized.

A typical connection diagram for the multi-processor mode is shown in Figure 2-18. This type of communicaton can be used to connect peripherals to a desk top computer, the axis of a multi-axis machine, or any other group of microcontrollers jointly performing a task.



Figure 2-18. Multiprocessor Communication

Mode 0, the synchronous mode, is typically used for interfacing to shift registers for I/O expansion. The software to control this mode involves the REN (Receiver ENable) bit, the clearing of the RI bit, and writing to SBUF. To transmit to a shift register, REN is set to zero and SBUF is loaded with the information. The information will be sent and then the TI flag will be set. There are two ways to cause a reception to begin. The first is by causing a rising edge to occur on the REN bit, the second is by clearing RI with REN = 1. In either case, RI is set again when the received byte is available in SBUF.

2.3.5. A to D CONVERTER

Analog inputs are frequently required in a microcontroller application. The 8097 has a 10-bit A to D converter that can use any one of eight input channels. The conversions are done using the successive approximation method, and require 168 state times (42 microseconds with a 12 MHz clock.)

The results are guaranteed monotonic by design of the converter. This means that if the analog input voltage changes, even slightly, the digital value will either stay the same or change in the same direction as the analog input. When doing process control algorithms, it is frequently the changes in inputs that are required, not the absolute accuracy of the value. For this reason, even if the absolute accuracy of a 10-bit converter is the same as that of an 8-bit converter, the 10-bit monotonic converter is much more useful.

Since most of the analog inputs which are monitored by a microcontroller change very slowly relative to the 42 microsecond conversion time, it is acceptable to use a capacitive filter on each input instead of a sample and hold. The 8097 does not have an internal sample and hold, so it is necessary to ensure that the input signal does not change during the conversion time. The input to the A/D must be between ANGND and VREF. ANGND must be within a few millivolts of VSS and VREF must be within a few tenths of a volt of VCC.

Using the A to D converter on the 8097 can be a very low software overhead task because of the interrupt and HSO unit structure. The A to D can be started by the HSO unit at a preset time. When the conversion is complete it is possible to generate an interrupt. By using these features the A to D can be run under complete interrupt control. The A to D can also be directly



Figure 2-19. A to D Result/Command Register

controlled by software flags which are located in the AD_RESULT/AD_COMMAND Register, shown in Figure 2-19.

2.3.6. PWM REGISTER

Analog outputs are just as important as analog inputs when connecting to a piece of equipment. True digital to analog converters are difficult to make on a microprocessor because of all of the digital noise and the necessity of providing an on chip, relatively high current, rail to rail driver. They also take up a fair amount of silicon area which can be better used for other features. The A to D converter does use a D to A, but the currents involved are very small.

For many applications an analog output signal can be replaced by a Pulse Width Modulated (PWM) signal. This signal can be easily generated in hardware, and takes up much less silicon area than a true D to A. The signal is a variable duty cycle, fixed frequency waveform that can be integrated to provide an approximation to an analog output. The frequency is fixed at a period of 64 microseconds for a 12 MHz clock speed. Controlling the PWM simply requires writing the desired duty cycle value (an 8-bit value) to the PWM Register. Some typical output waveforms that can be generated are shown in Figure 2-20.

Converting the PWM signal to an analog signal varies in difficulty, depending upon the requirements of the system. Some systems, such as motors or switching power supplies actually require a PWM signal, not a true analog one. For many other cases it is necessary only to amplify the signal so that it switches rail-to-rail, and then filter it. Switching rail-to-rail means that the output of the amplifier will be a reference value when the input is a logical one, and the output will



be zero when the input is a logical zero. The filter can be a simple RC network or an active filter. If a large amount of current is needed a buffer is also required. For low output currents, (less than 100 microamps or so), the circuit shown in Figure 2-21 can be used. The RC network determines how quiet the output is, but the quieter the output, the slower it can change. The design of high accuracy voltage followers and active filters is beyond the scope of this paper, however many books on the subject are available.



Figure 2-20. PWM Output Waveforms



Figure 2-21. PWM to Analog Conversion Circuitry

3.0 BASIC SOFTWARE EXAMPLES

The examples in this section show how to use each I/O feature individually. Examples of using more than one feature at a time are described in section 4. All of the examples in this ap-note are set up to be used as listed. If run through ASM96 they will load and run on an SBE-96. In order to insure that the programs work, the stack pointer is initialized at the beginning of each program. If the programs are going to be used as modules of other programs, the stack pointer initialization should only be used at the beginning of the main program.

To avoid repetitive declarations the "include" file "DE-MO96.INC", shown in Listing 3-1, is used. ASM-96 will insert this file into the code file whenever the directive "INCLUDE DEMO96.INC" is used. The file contains the definitions for the SFRs and other variables. The include statement has been placed in all of the examples. It should be noted that some of the labels in this file are different from those in the file 8096.INC that is provided in the ASM-96 package.

3.1. Using the 8096's Processing Section

3.1.1. TABLE INTERPOLATION

A good way of increasing speed for many processing tasks is to use table lookup with interpolation. This can eliminate lengthy calculations in many algorithms. Frequently it is used in programs that generate sine waveforms, use exponents in calculations, or require some non-linear function of a given input variable. Table lookup can also be used without interpolation to determine the output state of I/O devices for a given state of a set of input devices. The procedure is also a good example of 8096 code as it uses many of the software features. Two ways of making a lookup table are described, one way uses more calculation time, the second way uses more table space.

DEMO96.INC -	DEFIN	ITION OF SY	MBOLIC	NAME	S FOR	THE	1/0	REGI	STER	SOF	THE	8096
* * * * * * * * * * * * *	*****	*********	******	* * * * *	* * * * * *	***	* * * *	****	****	* * * *	* * * * *	******
ERO	EQU	00h:WORD	,	R/W								
AD COMMAND	EQU	02H: BY T E	;	W								
AD RESULT LO	EQU	02H: BY TE	,	R								
AD RESULT HI	EQU	0 3 H : BY T E	;	R								
HST MODE	EQU	0 3 H : BY T E	;	W								
HSO TIME	EQU	04H:WORD	;	W								
HSITIME	EQU	04H:WORD	,	R								
ISO COMMAND	EQU	06H:BYTE	;	W								
SI STATUS	EOU	06H:BYTE		R								
SBUF	EOU	07H : BYTE	;	R/W								
INT MASK	EOU	08H:BYTE	;	R/W								
INT PENDING	EOU	09H : BYTE		R/W								
SPCON	EOU	11H: BY TE	•									
SPSTAT	EOU	11H : BYTE										
MATCHDOG	EOU	OAH : BY TE		w	WATCH	DOG	TIM	S R				
TIMERI	EOU	OAH : WORD		R								
TTMER2	RÔU	OCH : WORD		8								
PORTO	RÔU	OFH : BY TE		8								
BAUD REG	EOU	OEH : BYTE	,	w								
PORTI	EOU	OFHIBYTE	:	R/W								
PORT 2	EÕU	108.8778	:	R/W								
	EOU	158.8778	:									
1050	EOU	158.8778	,	р ^{ст}								
	FOU	168.8778	:									
1061	ROU	164.8778	,	ъ ^с								
	800	178.8778	1	ω								
ED CONTROL	800	184.0000	1	н 10/14	STACK	POIN						
, r	500	ION.WORD	,	K/ W	DINCK	1011						
RSEG at 1CH												
AX:	DSW	1										
DX:	DSW	1										
BX:	DSW	1										
СХ:	DSW	1										
A f.	ROU	AX	: BY TE									
AH	EÕU	(AX+1)	BYTE									
	~~~~	(										

Listing 3-1. Include File DEMO.96.INC



In both methods the procedure is similar. Values of a function are stored in memory for specific input values. To compute the output function for an input that is not listed, a linear approximation is made based on the nearest inputs and nearest outputs. As an example, consider the table below.

If the input value was one of those listed then there would be no problem. Unfortunately the real world is never so kind. The input number will probably be 259 or something similar. If this is the case linear interpolation would provide a reasonable result. The formula is:

 $\label{eq:DeltaOut} \text{Delta Out} = \frac{\text{UpperOutput-Lower Output}}{\text{Upper Input-Lower Input}} \, \text{*(Actual Input-Lower Input)}$ 

Actual Output = Lower Output + Delta Out For the value of 259 the solution is:

To make the algorithm easier, (and therefore faster), it is appropriate to limit the range and accuracy of the function to only what is needed. It is also advantageous to make the input step (Upper Input-Lower Input) equal to a power of 2. This allows the substitution of multiple right shifts for a divide operation, thus speeding up throughput. The 8096 allows multiple arithmetic right shifts with a single instruction providing a very fast divide if the divisor is a power of two.

For the purpose of an example, a program with a 12-bit output and an 8-bit input has been written. An input step of 16  $(2^{**4})$  was selected. To cover the input range 17 words are needed, 255/16 + 1 word to handle values in the last 15 bytes of input range. Although only 12 bits are required for the output, the 16-bit architecture offers no penalty for using 16 instead of 12 bits.

The program for this example, shown in Listing 3-2, uses the definitions and equates from Listing 3-1, only the additional equates and definitions are shown in the code.

Input Value	Relative Table Address	Table Value
100	0001H	100
200	0002H	400
300	0003H	900
400	0004H	1600

\$INCL	UDE(:F1:DEM096.I	NC)	; Include	demo d	efiniti	ions
RSEG	at 22H					
	IN VAL:	đsb	1	;	Actual	l Input Value
	TABLE LOW:	dsw	1			
	TABLE HIGH:	dsw	1			
	IN DIF:	dsw	1	,	Upper	Input - Lower Input
	INDIFB	egu	IN DIF	; by te		
	TAB DIF:	dsw	1 ⁻	;	Upper	Output - Lower Output
	ou <b>T</b> :	dsw	1			
	RESULT:	dsw	1			
	OUT_DIF:	d s 1	1	,	Delta	Out
CSEG	at 2080H					

Listing 3-2. ASM-96 Code for Table Lookup Routine 1

AL, IN_VAL ; Load temp with Actual Value AL, \$3 ; Divide the byte by 8 AL, \$1111110B ; Insure AL is a word address ; This effectively divides A ; so AL = IN_VAL/16 look: LDB SHRB ANDB divides AL by 2 AX, AL ; Load byte AL to word AX TABLE_LOW, TABLE {AX} ; TABLE_LOW is loaded with the value ; in the table at table location AX LDBZE LD TABLE_HIGH, (TABLE+2)[AX] ; TABLE_HIGH is loaded with the ; value in the table at table ; location AX+2 ; (The next value in the table) LD TAB_DIF, TABLE_HIGH, TABLE_LOW ; TAB DIF=TABLE HIGH-TABLE_LOW SUB ; IN_DIFB=least significant 4 bits ; of IN_VAL ; Load byte IN_DIFB to word IN_DIF ANDB IN_DIFB, IN_VAL, #OFH IN DIF, IN DIFB LDBZE OUT_DIF, IN_DIF, TAB_DIF MUL ; Output_difference =
; Input_difference*Table_difference
; Divide by 16 (2**4) SHRAL OUT DIF, #4 OUT, OUT_DIF, TABLE_LOW ; Add output difference to output ; generated with truncated IN_VAL ADD as input ; Round to 12-bit answer SHRA OUT, 14 ; Round up if Carry = 1 OUT, zero ADDC no_inc: ST OUT, RESULT ; Store OUT to RESULT B R 1004 ; Branch to "look;" cseg AT 2100H 0000H, 2000H, 3400H, 4C00H ; A random function 5D00H, 6A00H, 7200H, 7800H 7800H, 7D00H, 7600H, 6D00H 5D00H, 4B00H, 3400H, 2200H DCW table: DCW DCW DCW DCW 10008 END 270061-18

Listing 3-2. ASM-96 Code for Table Lookup Routine 1 (Continued)

If the function is known at the time of writing the software it is also possible to calculate in advance the change in the output function for a given change in the input. This method can save a divide and a few other instructions at the expense of doubling the size of the lookup table. There are many applications where time is critical and code space is overly abundant. In these cases the code in Listing 3-3 will work to the same specifications as the previous example.

```
$TITLE('INTER2.APT: Interpolation routine 2')
                8096 Assembly code for table lookup and interpolation
Using tabled values in place of division
.......
1111111
$INCLUDE(;Fl:DEMO96.INC) ; Include demo definitions
RSEG at 24H
             IN VAL:
TABLE_LOW:
TABLE_INC:
IN_DIF:
IN_DIFB
                                                                             Actual Input Value
Table value for function
Incremental change in function
Upper Input - Lower Input
                                        dsb
                                        d s w
d s w
                                                     1
                                        d s w
                                                     IN_DIF :byte
                                        equ
dsw
             ουπ :
             RESULT:
OUT DIF:
                                        dsw
dsl
                                                                          ; Delta Out
                                                                                                                          270061-19
```

Listing 3-3. ASM-96 Code For Table Lookup Routine 2

```
CSEG at 2080H
              LD
                          SP, #100H
                                                    ; Initialize SP to top of reg. file
                          AL, IN_VAL
                                                    ; Load temp with Actual Value
; Divide the byte by 8
look:
              LDB
              SHRB
ANDB
                          AL, #11111110B
                                                       The provide the byte of a difference of the provide the provided by the provided by the provided byte AL to word AX
              LDBZE
                          AX. AL
              LD
                          TABLE_LOW, VAL_TABLE[AX] ; TABLE LOW is loaded with the value ; in the value table at location AX
                          TABLE_INC, INC_TABLE[AX] ; TABLE_INC is loaded with the value
; in the increment table at
; location AX
              LD
              ANDB
                                                                     ; IN_DIPB=least significant 4 bits
; of IN_VAL
; Load byte IN_DIFB to word IN_DIF
                            IN_DIFB, IN_VAL, #OPH
                           IN_DIF, IN_DIFB
              LDBZE
              MUL
                           OUT_DIF, IN_DIF, TABLE_INC
                                                                        Output_difference ≠
Input_difference*Incremental_change
                           OUT, OUT_DIP, TABLE_LOW ; Add output difference to output
; generated with truncated IN_VAL
; as input
              ADD
              SHR
                           OUT, $4
OUT, zero
                                                                     ; Round to 12-bit answe
; Round up if Carry = 1
              ADDC
no inc: ST
                           OUT, RESULT
look
                                                                    ; Store OUT to RESULT
; Branch to "look:"
              BR
cseg
             AT 2100H
val table:
             DC W
DC W
                           0000H, 2000H, 3400H, 4C00H
5D00H, 6A00H, 7200H, 7800H
7800H, 7D00H, 7600H, 6D00H
                                                                           ; A random function
             DCW
             DCW
                            5 D O O H ,
                                       4 B O O H ,
                                                   3400H,
                                                               22008
              DCW
                            1000H
inc table;
                           0200H, 0140H, 0180H, 0110H
00D0H, 0080H, 0060H, 0030H
00020H, 0PP90H, 0PP70H, 0PP00H
0FEE0H, 0FE90H, 0FEE0H, 0FEE0H
             DCW
                                                                                    ; Table of incremental
; differences
             DCW
             DCW
END
                                                                                                                              270061-20
```

Listing 3-3. ASM-96 Code for Table Lookup Routine 2 (Continued)

By making use of the second lookup table, one word of RAM was saved and 16 state times. In most cases this time savings would not make much of a difference, but when pushing the processor to the limit, microseconds can make or break a design.

#### 3.1.2. PL/M-96

Intel provides high level language support for most of its micro processors and microcontrollers in the form of PL/M. Specifically, PL/M refers to a family of languages, each similar in syntax, but specialized for the device for which it generates code. The PL/M syntax is similar to PL/1, and is easy to learn. PLM-96 is the version of PL/M used for the 8096. It is very code efficient as it was written specifically for the MCS-96 family. PLM-96 most closely resembles PLM-86, although it has bit and I/O functions similar to PLM-51. One line of PL/M-code can take the place of many lines of assembly code. This is advantageous to the programmer, since code can usually be written at a set number of lines per hour, so the less lines of code that need to be written, the faster the task can be completed.

If the first example of interpolation is considered, the PLM-96 code would be written as shown in Listing 3-4. Note that version 1.0 of PLM-96 does not support 32bit results of 16 by 16 multiplies, so the ASM-96 procedure "DMPY" is used. Procedure DMPY, shown in Listing 3-5, must be assembled and linked with the compiled PLM-96 program using RL-96, the relocator and linker. The command line to be used is:

RL96 PLMEX1.OBJ, DMPY.OBJ, PLM96.LIB & to PLMOUT.OBJ ROM (2080H-3FFFH)

### intel

```
/* PLM-96 CODE FOR TABLE LOOK-UP AND INTERPOLATION */
PLMEX:
                  DO;
DECLARE IN VAL
DECLARE TABLE_LOW
DECLARE TABLE_HIGH
DECLARE TABLE_DIP
DECLARE TABLE_DIP
DECLARE RESULT
DECLARE RESULT
DECLARE OUT_DIP
DECLARE TEMP
                                           WORD
INTEGER
INTEGER
INTEGER
INTEGER
                                                                PUBLIC;
PUBLIC;
PUBLIC;
                                                                 PUBLIC;
PUBLIC;
PUBLIC;
                                           INTEGER
                                           LONGINT
                                                                 PUBLIC
                                            WORD
                                                                 PUBLIC
DECLARE TABLE(17) INTEGER DATA (
0000H, 2000H, 3400H, 4C00H,
5D00H, 6A00H, 7200H, 7800H,
7B00H, 7D00H, 7600H, 6D00H,
5D00H, 4B00H, 3400H, 2200H,
1000H);
                                                                          /* A random function */
              PROCEDURE (A,B) LONGINT EXTERNAL;
Declare (A,B) integer;
DMPY:
END DMPY;
LOOP:
       TEMP=SHR(IN_VAL,4);
                                                 /* TEMP is the most significant 4 bits of IN_VAL */
                                                      /* If "TEMP" was replaced by "SHR(IN VAL,4)"
/* The code would work but the 8096 would
/* do two shifts
       TABLE_LOW=TABLE(TEMP);
TABLE_HIGH=TABLE(TEMP+1);
                                                                                                                                        */
*/
       TABLE_DIF=TABLE_HIGH-TABLE_LOW;
       OUT_DIF=DMPY(TABLE_DIF,SIGNED(IN_VAL AND OFH)) /16;
      OUT=SAR((TABLE_LOW+OUT_DIF),4); /* SAR performs an arithmetic right shift,
in this case 4 places are shifted */
       IF CARRY=0 THEN RESULT=OUT; /* Using the hardware flags must be done */
ELSE RESULT=OUT+1; /* with care to ensure the flag is tested */
/* in the desired instruction sequence */
GOTO LOOP:
/* END OF PLM-96 CODE */
END;
                                                                                                                                      270061-21
```

Listing 3-4. PLM-96 Code For Table Lookup Routine 1

\$TITLE('MULT.APT: 16*16 multip1y procedure for PLM-96') SP EQU 18H:word rseg EXTRN PLMREG : long cseq PUBLIC DMPY ; Multiply two integers and return a ; longint result in AX, DX registers PLMREG+4 ; Load return address ; Load one operand ; Load second operand and increment SP DMPY : POP POP PLMREG PLMREG, [SP]+ MUL BR [PLMREG+4] ; Return to PLM code. END 270061-22

Listing 3-5. 32-Bit Result Multiply Procedure For PLM-96



Using PLM, code requires less lines, is much faster to write, and easier to maintain, but may take slightly longer to run. For this example, the assembly code generated by the PLM-96 compiler takes 56.75 microseconds to run instead of 30.75 microseconds. If PLM-96 performed the 32-bit result multiply instead of using the ASM-96 routine the PLM code would take 41.5 microseconds to run. The actual code listings are shown in Appendix A.

#### 3.2. Using the I/O Section

#### 3.2.1. USING THE HSI UNIT

One of the most frequent uses of the HSI is to measure the time between events. This can be used for frequency determination in lab instruments, or speed/acceleration information when connected to pulse type encoders. The code in Listing 3-6 can be used to determine the high and low times of the signals on two lines. This code can be easily expanded to 4 lines and can also be modified to work as an interrupt routine. Frequently it is also desired to keep track of the number of events which have occurred, as well as how often they are occurring. By using a software counter this feature can be added to the above code. This code depends on the software responding to the change in line state before the line changes again. If this cannot be guaranteed then it may be necessary to use 2 HSI lines for each incoming line. In this case one HSI line would look for falling edges while the other looks for rising edges. The code in Listing 3-7 includes both the counter feature and the edge detect feature.

The uses for this type of routine are almost endless. In instrumentation it can be used to determine frequency on input lines, or perhaps baud rate for a self adjusting serial port. Section 4.2 contains an example of making a software serial port using the HSI unit. Interfacing to some form of mechanically generated position information is a very frequent use of the HSI. The applications in this category include motor control, precise positioning (print heads, disk drives, etc.), engine control and

```
$TITLE('PULSE.APT: Measuring pulses using the HSI unit')
$INCLUDE (DEMO96.INC)
          at 28H
rseg
          HIGH TIME:
          LOW TIME:
PERIOD:
                              d s w
d s w
                                        1
1
1
          HI EDGE:
          LO EDGE:
          at 2080H
cseg
          LD
                    SP, #100H
10C0, #00000001B
HSI_MODE, #00001111B
          LDB
                                                   Enable HSI 0
HSI 0 look for either edge
          LDB
                              HIGH_TIME, LOW_TIME
          A D D
wait:
                                                        FIFO is full
          JBS
                    IOS1, 6, contin
IOS1, 7, wait
          JBC
                                        . Wait while
                                                        no pulse is entered
                    AL, HSI STATUS
contin: LDB
                                                                     Note that reading
                                                  : Load status:
                                                       HSI_TIME clears HSI_STATUS
         LD
                    BX, HSI_TIME
                                                  ; Load the HSI_TIME
         JBS
                    AL, 1, hsi_hi
                                                  ; Jump if HSI.0 is high
                    BX, LO_EDGE
HIGH_TIME, LO_EDGE, HI_EDGE
hsi_lo:
         ST
          SUB
                    wait
          BR
                    BX, HI_BDGE
LOW_TIME, HI_EDGE, LO_EDGE
wait
hsi hi:
         ST
SUB
         BB
         BND
                                                                                          270061-23
```

Listing 3-6. Measuring Pulses Using The HSI Unit

transmission control. The HSI unit is used extensively in the example in section 4.3.

#### 3.2.2. USING THE HSO UNIT

Although the HSO has many uses, the best example is that of a multiple PWM output. This program, shown in Listing 3-8, is simple enough to be easily understood, yet it shows how to use the HSO for a task which can be complex. In order for this program to operate, another program needs to set up the on and off time variables for each line. The program also requires that a HSO line not change so quickly that it changes twice between consecutive reads of I/O Status Register 0, (IOS0).

A very eye catching example can be made by having the program output waveforms that vary over time. The driver routine in Listing 3-10 can be linked to the above program to provide this function. Linking is accomplished using RL96, the relocatable linker for the 8096. Information for using RL96 can be found in the "MCS-96 Utilities Users Guide", listed in the bibliography. In order for the program to link, the register dec-

```
STITLE ('ENHSI.APT: ENHANCED HSI PULSE ROUTINE')
$INCLUDE(DEMO96.INC)
RSEG AT 28H
              TIME:
                                            DSW 1
              TIME:
LAST_RISE:
LAST_FALL;
HSI_SO:
IOSI_BAK:
PERIOD:
LOW_TIME:
HIGH_TIME:
COUNT:
                                           DSW
DSW
DSB
                                                  1
                                                   1
                                           DSB
DSW
DSW
                                                  1
                                                  1
1
                                           DSW
                                                  1
               COUNT:
                                            DSW
                                                  1
              at
                             20808
cseg
                             SP, #100H
init:
              LD
              LDB
                            IOC1,#001001018 ; Disable HSO.4,HSO.5, HSI_INT=first,
; Enable PWM,TXD,TIMER1_OVRPLOW_INT
                                                                        ; set hsi.l -; hsi.0 +
; Enable hsi 0,l
; T2 CLOCK=T2CLK, T2RST=T2RST
              LDB
                            HSI_MODE, #10011001B
10C0, #00000111B
              LDB
                                                                         : Clear timer2
                                                                        ; Clear IOSL BAK.7
; Store into temp to avoid clearing
; other flags which may be needed
; If hsi is not triggered then
; jump to wait
                             IOS1_BAK,#01111111B
IOS1_BAK,IOS1
wait:
              ANDB
               ORB
              JBC
                             IOS1_BAK,7,wait
                            HSI_SO,HSI_STATUS,#01010101B
TIME, HSI_TIME
              ANDB
               LD
                            HSI_S0,0,a_rise
HSI_S0,2,a_fall
no_cnt
              JBS
              JBS
BR
                            LOW_TIME, TIME, LAST_FALL
Period, time,last_rise
Last_rise, time
a_rise:
              SUB
               SUB
              LD
               BR
                             increment
a fall: SUB
                            HIGH_TIME, TIME, LAST_RISE
PERIOD, TIME,LAST_FALL
LAST_FALL, TIME
               SUB
              LD
increment:
INC
                            COUNT
                             wait
no_cnt: BR
               END
                                                                                                                                   270061-24
```

Listing 3-7. Enhanced HSI Pulse Measurement Routine

### intel

STITLE ('HSOPWM.APT: 8096 EXAMPLE PROGRAM FOR PWM OUTPUTS') This program will provide 3 PWM outputs on HSO pins 0-2 The input parameters passed to the program are: HSO_ONN HSO on time for pin N HSO_OFP_N HSO off time for pin N Where: Times are in timerl cycles N takes values from 0 to 3 ; SINCLUDE (DEMO96.INC) RSEG AT 28H HSO_ON_0: HSO_OFF_0: HSO_ON_1: HSO_OFF_1: OLD_STAT: NEW_STAT: 1 DSW DSW DSW DSW 1 1 111 dsb AT 2080H cseq SP, # 100H HSO ON O, # 100H HSO OPF O, # 400H HSO OPF I, # 280H HSO OPF I, # 280H OLD STAT, # 0PH LD ; Set initial values ; Note that times must be long enough ; to allow the routine to run after each ; line change. LD L D A N D B XORB ; Loop until HSO holding register ; is empty IOSO, 6, wait walt: JBS NOP ; For opperation with interrupts 'store_stat:' would be the ; entry point of the routine. ; Note that a DI or PUSHP might have to be added. store_stat: NEW_STAT, IOSO, #OPH OLD_STAT, NEW_STAT wait OLD_STAT, NEW_STAT ANDB ; Store new status of HSO ; If status hasn't changed JE XORB check 0: OLD_STAT, 0, check_1 NEW_STAT, 0, set_off_0 ; Jump if OLD STAT(0)=NEW STAT(0) JBC JBS set_on_0: HSO_COMMAND, #00110000B HSO_TIME, TIMER1, HSO_OFF_0 check_1 ; Set HSO for timerl, set pin 0 ; Time to set pin = Timerl value ; + Time for pin to be low LDB BR set_off_0: ; Set HSO for timerl, clear pin 0 ; Time to clear pin = Timerl value ; + Time for pin to be high LDB HSO_COMMAND, #00010000B HSO_TIME, TIMER1, HSO_ON_0 ADD check_l: . ЈВС ЈВ**Б** OLD_STAT, 1, check_done NEW_STAT, 1, set_off_1 ; Jump if OLD_STAT(1)=NEW_STAT(1) set_on_1: HSO_COMMAND, \$00110001B HSO_TIME, TIMER1, HSO_OFF_1 check_done LDB ; Set HSO for timerl, set pin l ; Time to set pin = Timerl value ADD BR set_off_1: LDB HSO_COMMAND, \$00010001B HSO_TIME, TIMER1, HSO_ON_1 ; Set HSO for timerl, clear pin 1 ; Time to clear pin = Timerl value ; + Time for pin to be high ADD check_done; LDB OLD_STAT, NEW_STAT ; Store current status and ; wait for interrupt flag BR wait ; use RET if "wait" is called from another routine END 270061-25

Listing 3-8. Generating a PWM with the HSO

laration section (i.e., the section between "RSEG" and "CSEG") in Listing 3-8 must be changed to that in Listing 3-9.

The driver routine simply changes the duty cycle of the

waveform and sets the second HSO output to a fre-

quency twice that of the first one. A slightly different driver routine could easily be the basis for a switching power supply or a variable frequency/variable voltage motor driver. The listing of the driver routine is shown in Listing 3-10.

; NOTE: Use this file to replace the declaration section of ; the HSO PWM program from "\$INCLUDE(DEMO96.INC)" through ; the line prior to the label "wait". Also change the last ; branch in the program to a "RET". RSEG D_STAT: DSB 1 extrn HSO_ON_0 :word , HSO_OPF_0 :word extrn HSO_ON_1 :word , HSO_OPF_1 :word extrn HSO_TIME :word , HSO_COMMAND :byte extrn TIMER1 :word , IOSO :byte extrn SP :word public OLD_STAT OLD_STAT: dsb 1 NEW_STAT: dsb 1 NEW_STAT: dsb 1

Listing 3-9. Changes to Declarations for HSO Routine

\$ T I T I	E ('HSODRV	.APT: Dr	iver modu	le for HSO PWM program')	
HSODE	٩V	MODULE	MAIN, S	TACKSIZE (8)	
	PUBLIC	HSO ON	0. HSO	OFF 0	
	PUBLIC	HS0_0N	-1 . HSO	OFF 1	
	PUBLIC	HSOTI	ME HSO	COMMAND	
	PUBLIC	SP, T	IMERI , I	0 5 0	
\$ I N C I	UDE (DEMO9	6.INC)			
rseg	at 28H				
	EXTRN	OLD_ST	AT	:byte	
	HSO ON	0.	daw	1	
	850 08	<b>P</b> 0:	dsw	1	
	HSOON	ī	dsw	1	
	HSOOP	F 1:	dsw	1	
	count:		đsb	1	
cseg	at 2080H	I			
	EXTRN	wait	: entry		
strt:	DI				
	LD	SP, #1	00H		
	ANDB	OLD ST	AT, IOSO,	# 0 F H	
	XORB	OLD_ST	AT, SOPH		
initi	al:				
	LD	CX, #0	100H		
100p	LD.	AX, #1	000H		
	SUB	BX, AX	, cx		
	LD	AX, CX			
	ST	AX, HS	O_ON_O		
	ST	BX, HS	O_OFF_0		
				270	0061-27

Listing 3-10. Driver Module for HSO PWM Program



SHR	AX,#1
SHR	BX, #1
ST	AX, HSO ON 1
ST	BX, HSO_OFF_1
CALL	wait
INC	сх
CMP	CX, #00F00H
BNE	100p
BR	initial
END	270061-28



Since the 8096 needs to keep track of events which often repeat at set intervals it is convenient to be able to have Timer 2 act as a programmable modulo counter. There are several ways of doing this. The first is to program the HSO to reset Timer 2 when Timer 2 equals a set value. A software timer set to interrupt at Timer 2 equals zero could be used to reload the CAM. This software method takes up two locations in the CAM and does not synchronize Timer 2 to the external world.

To synchronize Timer 2 externally the T2 RST (Timer 2 ReSeT) pin can be used. In this way Timer 2 will get reset on each rising edge of T2 RST. If it is desired to have an interrupt generated and time recorded when Timer 2 gets reset, the signal for its reset can be taken from HSI.0 instead of T2RST. The HSI.0 pin has its own interrupt vector which functions independently of the HSI unit.

Another option available is to use the HSI.1 pin to clock Timer 2. By using this approach it is possible to use the HSI to measure the period of events on the input to Timer 2. If both of the HSI pins are used instead of the T2RST and T2CLK pins the HSIO unit can keep track of speed and position of the rotating device with very little software overhead. This type of setup is ideal for a system like the one shown in Figure 3-1, and similar to the one used in section 4.3.

In this system a sequence of events is required based on the position of the gear which represents any piece of rotating machinery. Timer 2 holds the count of the number of tooth edges passed since the index mark. By using HSI.1 as the input to Timer 2, instead of T2 CLK, it is possible to determine tooth count and time information through the HSI. From this information instantaneous velocity and acceleration can be calculated. Having the tooth edge count in Timer 2 means



Figure 3-1. Using the HSIO to Monitor Rotating Machinery

that the HSO unit can be used to initiate the desired tasks at the appropriate tooth count. The interrupt routine initiated by HSI.0 can be used to perform any software task required every revolution. In this system, the overhead which would normally require extensive software has been done with the hardware on the 8096, thus making more software time available for control programs.

#### 3.2.3. USING THE SERIAL PORT IN MODE 1

Mode 1 of the serial port supports the basic asynchronous 8-bit protocol and is used to interface to most CRTs and printers. The example in Listing 3-11 shows a simple routine which receives a character and then transmits the same character. The code is set up so that minor modifications could make it run on an interrupt basis. Note that it is necessary to set up some flags as initial conditions to get the routine to run properly. If it was desired to send 7 bits of data plus parity instead of 8 bits of data the PEN bit would be set to a one. Interprocessor communication, as described in section 2.3.4, can be set up by simply adding code to change RB8 and the port mode to the listing below. The hardware shown in Figure 3-2 can be used to convert the logic level output of the 8096 to  $\pm 12$  or 15 volt levels to connect to a CRT. This circuit has been found to work with most RS-232 devices, although it does not conform to strict RS-232 specifications. If true RS-232 conformance is required then any standard RS-232 driver can be used.



Listing 3-11. Using the Serial Port in Mode 1

ge	t_byte;			
	JBC	TEMPO, 6, put_byte	; If RI-temp is not set	
	STB	SBUF, CHR	; Store byte	
	ANDB	ТЕМРО, #10111111В	; CLR RI-temp	
	LDB	RCV_FLAG, #OFFH	; Set bit-received flag	
put	t byte:			
-	JBC	RCV FLAG, 0, continue	; If receive flag is cleared	
	JBC	TEMPO, 5, continue	; If TI was not set	
	LDB	SBUF. CHR	send byte	
	ANDB	TEMPO, #11011111B	; CLR TI-temp	
	ANDB	CHR, #OIIIIIIB	; This section of code appends	
	CMPB	CHR, # ODH	; an LF after a CR is sent	
	JNE	clr_rcv		
	LDB	CHR, #OAH		
	BR	continue		
cli	r rcv:			
	- CLRB	RCV_FLAG	; Clear bit-received flag	
cor	ntinue:			
	POPF			
	RET			
	PND			
	END			270061-31

Listing 3-11. Using the Serial Port in Mode 1 (Continued)



Figure 3-2. Serial Port Level Conversion
#### 3.2.4. USING THE A TO D

The code in Listing 3-12 makes use of the software flags to implement a non-interrupt driven routine which scans A to D channels 0 through 3 and stores them as words in RAM. An interrupt driven routine is shown in section 4.1. When using the A to D it is important to always read the value using the byte read commands, and to give the converter 8 state times to start converting before reading the status bit.

Since there is no sample and hold on the A to D converter it may be desirable to use an RC filter on each input. A 100 $\Omega$  resistor in series with a 0.22 uf capacitor to ground has been used successfully in the lab. This circuit gives a time constant of around 22 microseconds which should be long enough to get rid of most noise, without overly slowing the A to D response time.

#### 4.0 ADVANCED SOFTWARE EXAMPLES

Using the 8096 for applications which consist only of the brief examples in the previous section does not really make use of its full capabilities. The following examples use some of the code blocks from the previous section to show how several I/O features can be used together to accomplish a practical task. Three examples will be shown. The first is simply a combination of several of the section 3 examples run under an interrupt system. Next, a software serial port using the HSIO unit is described. The concluding example is one of interfacing the HSI unit to an optical encoder to control a motor.

#### 4.1. Simultaneous I/O Routines under Interrupt Control

A four channel analog to PWM converter can easily be made using the 8096. In the example in Listing 4 analog channels are read and 3 PWM waveforms are generated on the HSO lines and one on the PWM pin. Each analog channel is used to set the duty cycle of its associated output pin. The interrupt system keeps the whole program humming, providing time for a background task which is simply a 32 bit software counter. To show which routines are executing and in which

```
STITLE ('ATOD.APT: SCANNING THE A TO D CHANNELS')
SINCLUDE (DEMO96.INC)
RSEG
          at
              28 H
          BL
DL
                     EQU
EQU
                                BX:BYTE
DX:BYTE
RESULT_TABLE:
RESULT_1:
RESULT_2:
                                          ī
                                d s w
          RESULT 3:
RESULT 4:
               2080H
          at
cseg
                     SP, #100H
start:
          LD
                                          ; Set Stack Pointer
          CLR
                                                           Start conversion on channel
indicated by BL register
next:
          ADDB
                     AD COMMAND, BL, #1000B
          NOP
                                ; Wait for conversion
                                                            to
           NOP
check:
                     AD_RESULT_LO, 3, check
          JBS
                                                    ; Wait while A to D is busy
                     AL, AD_RESULT_LO
AH, AD_RESULT_HI
                                                     ; Load low order result
; Load high order result
          LDB
          LDB
          ADDB
                     DL, BL, BL
                                                     ; DL=BL*2
          LDBZE
                          DL
                     AX, RESULT_TABLE (DX)
          SТ
                                                     ; Store result indexed by BL*2
                                          ; Increment BL modulo 4
          INC B
AND B
                     BL
                     BL, #03H
          BR
                     next
          END
                                                                                             270061-33
```

Listing 3-12. Scanning the A to D Channels

#### AP-248



order, Port 1 output pins are used to indicate the current status of each task. The actual code listing is included in Appendix B.

The initialization section, shown in Listing 4-1a, clears a few variables and then loads the first set of on and off times to the HSO unit. Note that 8 state times must be waited between consecutive loads of the HSO. If this is not done it is possible to overwrite the contents of the CAM holding register. An A/D interrupt is forced by setting the bit in the Interrupt Pending register. This causes the first A/D interrupt to occur just after the Interrupt Mask register is set and interrupts are enabled.

Listing 4-1. Using Multiple I/O Devices

STITLE (	1.8096 E>	AMPLE PR	OGRAM PO	DR PWM O	UTPUTS	FROM	A TO D	INPUTS')	
SPAGEWIE	TH (130)								
• This r	TOGTAM .	(1) prov	ide 3 PM	M outpu	ts on I	HSO pi	ns 0-2		
: and on	ne on the	PWM.				•			
1									
The PW	M values	are det	ermined	by the	input	to the		onverter.	
, , , , , , , , , , , , , , , , , , , ,	in varues		et a race	by the			,		
·									
****		INCA							
\$INCLUDE	. (DEMO90.	INC)							
	284								
NDEG NI	201								
		ROU							
	01	200	DAIDIIE						
ON_TIME:			<b>N</b> .C.M	•					
	PWM_TIME	5_11	0.5 W	1					
	HSO_ON_C		DSW	1					
	HSO_ON_I	1:	DSW	1					
	HSO_ON_		DSW	1					
RESULT_T	ABLE:								
	RESULT_	):	DSW	1					
	RESULT	1:	DSW	1					
	RESULT_	2:	DSW	1					
	RESULT_	9:	DSW	1					
	NXT_ON_1		DSW	1					
	NXT_OFF	.0:	DSW	1					
	NXT_OFF	1:	DSW	1					
	NXTOFF	21	DSW	1					
	COUNT:		DSL	1					
	AD_NUM:		DSW	1	; Chai	nnel b	being c	onverted	
	TMP:		DSW	1					
	HSO_PER:		DSW	1					
	LAST_LOP	ND:	DSB	1					
cseg	AT 2000H	ſ							
	DCW	start	1	Timer_o	vf_int				
	DCW	Atod_don	e_int						
	DCW	start	1	HSI_dat	a_int				
	DCW	HSO_exec	_int						
cseg	AT 2080F	1							
start:	LD	SP, 1100	н	; Set S	tack P	ointer			
	CLR	AX							
wait:	DEC	AX		; wait	approx	. 0.2	second	s for	
	JNE	wait		; SBE t	o finis	sh com	munica	tions	
	CLRB	AD NUM							
		-							
	LD	PWM TIME	1, \$080	н					
	LD	HSO PER.	- в і о о н						
	LD	HSO ON O	. 040H						
	L D	H50 0N 1							
	LD	HSO ON 2	. 0COH						
		···							
	ADD	NXT ON T	. Timer	1. \$100	н				
		·····-·		,					270061-24
									270001-34

Listing 4-1a. Initializing the A to D to PWM Program

LDB LD NOP NOP HSO_COMMAND, #00110110B HSO_TIME, NXT_ON_T ; Set HSO for timerl, set pin 0,1 ; with interrupt L D B A D D HSO_COMMAND, #00100010B ; Set HSO for timer1, set pin 2 HSO_TIME, NXT_ON_T ; without interrupt LAST_LOAD, \$00000111B ; Last loaded value was set all pins INT_WASK, \$00001010B ; Enable HSO and A/D interrupts INT_PENDING, \$00001010B ; Pake an A/D and HSO interrupt ORB LDB LDB ΕI Port1, #00000001B COUNT, #01 COUNT+2,zero Port1, #1111110B ORB ; set Pl.O 1000; ADD A D D C A N D B ; clear Pl.O 1000 BR 270061-35

Listing 4-1a. Initializing the A to D to PWM program (Continued)

HSO_exec_int: PUSHF ORB Port1, #00000010B ; Set pl.1 TMP,TIMER1, NXT_ON_T SUB CMP JLT TMP,ZERO set_off_times set_on_times: NXT_ON_T, HSO_PER HSO_COMMAND, 400110110B ; Set HSO for timerl, set pin 0,1 HSO_TIME, NXT_ON_T ADD LDB LD NOP NOP HSO_COMMAND, #00100010B ; Set HSO for timer1, set pin 2 HSO_TIME, NXT_ON_T LDB LD ORB LAST LOAD, #00000111B ; Last loaded value was all ones LDB PWM_CONTROL, PWM_TIME_1 ; Now is as good a time as any ; to update the PWM reg BR check_done set_off_times: ______JBC LAST_LOAD, 0, check_done NXT_OPF_0, NXT_ON_T, HSO_ON_0 HSO_COMMAND, #00010000B ; Set HSO for timerl, clear pin 0 HSO_TIME, NXT_OFF_0 ADD LDB LD NOP NXT_OFF_1, NXT_ON_T, HSO_ON_1 HSO_COMMAND, #00010001B ; Set HSO for timerl, clear pin 1 HSO_TIME, NXT_OFF_1 ADD LDB LD NOP NXT_OFF_2, NXT_ON_T, HSO_ON_2 HSO_COMMAND, #00010010B ; Set HSO for timer1, clear pin 2 HSO_TIME, NXT_OFF_2 A D D L D B LD LAST_LOAD, #11111000B ; Last loaded value was all 0s ANDB check_done: ANDB Portl, #11111101B ; Clear Pl.l POPF RET 270061-36

Listing 4-1b. Interrupt Driven HSO Routine

AP-248

## intel

```
ATOD_done_int:
PUSHF
                                        ; Set Pl.2
                Port1, #00000100B
        ORB
                AL, AD_RESULT_LO, #11000000B
AH, AD_RESULT_HI
DL, AD_NUM, AD_NUM
                                                 ; Load low order result
; Load high order result
; DL= AD_NUM *2
        ANDB
        LDB
ADDB
        LDBZE
                DX, DL
        ST
                AX, RESULT_TABLE [DX]
                                        ; Store result indexed by DX
        CMPB
                AL, #0100000B
        JNH
CMPB
JE
                                ; Round up if needed
; Don't increment if AH=OPFH
                no_rnd
AH,#OPPH
                no_rnd
AH
        INCB
                                ; Align byte and change to word
no_rnd:
        LDB
CLRB
                AL, AH
AH
                AX, ON_TIME(DX)
        ST
        INCB
                AD_NUM
AD_NUM, #03H
        ANDB
                                        ; Keep AD_NUM between 0 and 3
                                             ; Start conversion on channel
next:
        ADDB
                AD_COMMAND, AD_NUM, #1000B
                                        ; indicated by AD_NUM register
; Clear Pl.2
        ANDB
                Port1, #11111011B
        POPF
        RET
        END
                                                                           270061-37
```

Listing 4-1c. Interrupt Driven A to D Routine

The HSO routine shown in Listing 4-1b is slightly different than the one in section 3. All of the HSO lines turn on at the same time, only the turn-off-time is varied between lines. This action is what is most commonly required for multiple PWM outputs and simplifies the software. A comparison is made between Timer1 and the next HSO turn on time at the beginning of the routine. If the next turn on time has passed, then the on-times are loaded into the CAM, otherwise the off times are loaded.

The maximum number of events in the CAM at any given time is 7. This occurs when the first line to turn off does so, causing the off-times for all of the lines to be loaded. For two of the lines there will be an offtime, an on-time, and the just loaded off-time. The other line (the one that just turned off) will have only the on-time and the just loaded off-time.

A/D conversions are performed by the code in Listing 4-1c about every 60 microseconds, 42 for the conversion, the rest for overhead. The A/D routine sets up the HSO and PWM on and off times. Since the A/D

has a ten bit output, the most significant 8 bits are rounded up or down based on the least significant two bits.

#### 4.2. Software Serial Port Using the HSIO Unit

There are many systems which require more than one serial port, an example is a system which must communicate with other computers and have an additional port for a local console. If the on-board UART is being used as an inter-processor link, the HSIO unit can be used to interface the 8096 to an additional asynchronous line.

Figure 4-1 shows the format of a standard 10-bit asynchronous frame. The start bit is used to synchronize the receiver to the transmitter; at the leading edge of the START bit the receiver must set up its timing logic to sample the incoming line in the center of each bit. Following the start bit are the eight data bits which are transmitted least significant bit first. The STOP bit is set to the opposite state of the START bit to guar



Figure 4-1. 10-bit Asynchronous Frame

antee that the leading edge of the START bit will cause a transition on the line; it also provides for a dead time on the line so that the receiver can maintain its synchronization.

The remainder of this section will show how a full-duplex asynchronous port can be built from the HSIO unit. There are four sections to this code:

- 1. Interface routines. These routines provide a procedural interface between the interrupt driven core of the software serial port and the remainder of the application software.
- 2. Initialization routine. This routine is called during the initialization of the overall system and sets up the various variables used by the software port.
- 3. Transmit ISR. This routine runs as an ISR (interrupt service routine) in response to an HSO interrupt interrupt. Its function is to serialize the data passed to it by the interface routines.
- 4. Receive ISRs. There are two ISRs involved in the receive process. One of them runs in response to an HSI interrupt and is used to synchronize the receive process at the leading edge of the start bit. The second receive ISR runs in response to an HSO generated software timer interrupt, this routine is scheduled to run at the center of each bit and is used to deserialize the incoming data.

The routines share the set of variables that are shown in Listing 4-2. These variables should be accessed only by the routines which make up the software serial port.

, VARTARI	ES NEEDED BY THE SOFTWARE SERIAL PORT	
, , , , , , , , , , , , , , , , , , , ,		
:		
, rseq		
rcve state:	dsb l	
rxrdy	equ l ; indicates receive done	
rxoverrun	equ 2 ; indicates receive overflow	
rip	equ 4 ; receive in progress flag	
rcve buf:	dsb 1 ; used to double buffer receive data	
rcve reg:	dsb 1 ; used to descrialize receive	
sample_time:	dsw 1 ; records last receive sample time	
serial_out:	dsw l ; Holds the output character+framing	(start and
	; stop bits) for transmit process.	
baud_count:	dsw 1 ; Holds the period of one bit in unit	C 18
	; of Tl ticks.	
txd_time:	dsw 1 ; Transition time of last Txd bit the	st was
	; sent to the CAM	
char;	dsb 1 ; for test only	
3		
; COMMAND	S ISSUED TO THE HSO UNIT	
;		
;		
mark_command	equ 0110101b ; timer1, set, interrupt on 5	
space_command	equ 0010101b ; timerl,clr,interrupt on 5	
sample_command	equ 0011000b ; software timer 0	
Şeject		
		270061

Listing 4-2. Software Serial Port Declarations



The table also shows the declarations for the commands issued to the HSO unit. In this example HSI.2 is used for receive data and HSO.5 is used for transmit data, although other HSI and HSO lines could have been used.

The interface routines are shown in Listing 4-3. Data is passed to the port by pushing the eight-bit character into the stack and calling *char_out*, which waits for any in-process transmission to complete and stores the character into the variable *serial_out*. As the data is stored the START and STOP bits are added to the data bits. The routine *char*—*in* is called when the application software requires a character from the port. The data is returned in the *ax* register in conformance to PLM 96 calling conventions. The routine *csts* can be called to determine if a character is available at the port before calling *char_in*. (If no character is available *char_in* will wait indefinitely).

The initialization routine is shown in Listing 4-4. This routine is called with the required baud rate in the

```
char
       out:
  Output character to the software serial port
                                               ; the retur
                                                                   address
           рор
                        сх
bx
                                                  the character for output
add the start and stop bits
to the char and leave as 16 bit
           pop
1db
                       (bx+1),#01h
bx,bx
           add
wait_for_xmit:
cmp
bne
                                                  wait for serial_out=0 (it will be cleared by
the hso interrupt process)
put the formatted character in serial_out
                       serial_out,0
wait_for_xmit
bx,serial_out
for!
                        serial
            s t
           br
                        [cx]
                                                  return to caller
csts:
   Returns "true" (ax<>0) if char_in has a character.
            clr
           bbc
                        rcve_state,0,csts_exit
            inc
csts exit:
            ret
char
char_in:
; Get a character from the software serial port
                       ; wait for character ready
rcve_state,0,char_in
; set up a critical region
           bbc
           pushf
                               state, #not(rxrdy)
           andb
1dbze
                        al, rove_buf
           popf
ret
                                               : leave the critical region
                                                                                                              270061-40
```

Listing 4-3. Software Serial Port Interface Routines

```
setup serial port:
; Called on system reset to intiate the software serial port.
                                 cx
bx
dx, {0007h ; dx:an.
ax, {0Al20h
ax, bx ; calculate the baud cc.
ax, baud_count
0, seriaTout ; clear serial out
iocl, {01100000b ; Enable HSO.5 and Txd
ios0, 6,$ ; Wait for room in the HSO CAM
; and issue a MARK command.
-1.20
-.nd
                                                                        ; the return address
; the baud rate (in decimal)
; dx:ax:=500,000 (assumes 12 Mhz crystal)
                  DOD
                                    сx
                  pop
1d
                  1 đ
                  đivu
                                                                        ; calculate the baud count (500,000/baudrate)
                 st
st
ldb
                  bbs
                  add
                 add
1db
1d
clrb
clrb
clrb
                                   txd_time;time;1,20
hso_command,#mark_command
hso_time;txd_time
rcve_buf ; clear ou
rcve_reg
rcve_state
init_receive ; setup ta
(cx1 ; return
                                                                       ; clear out the receive variables
                  cal1
                                                                        ; setup to detect a start bit ; return
                                     [cx]
                                                                                                                                                                        270061-41
```

Listing 4-4. Software Serial Port Initialization Routine

stack; it calculates the bit time from the baud rate and stores it in the variable *baud_count* in units of TIM-ER1 ticks. An HSO command is issued which will initiate the transmit process and then the remainder of the variables owned by the port are initialized. The routine *init_receive* is called to setup the HSI unit to look for the leading edge of the START bit.

The transmit process is shown in Listing 4-5. The HSO unit is used to generate an output command to the transmit pin once per bit time. If the *serial_out* register is zero a MARK (idle condition) is output. If the *serial_out* register contains data then the least sig-

nificant bit is output and the register shifted right one place. The framing information (START and STOP bits) are appended to the actual data by the interface routines. Note that this routine will be executed once per bit time whether or not data is being transmitted. It would be possible to use this routine for additional low resolution timing functions with minimal overhead.

The receive process consists of an initialization routine and two interrupt service routines, *hsi_isr* and *software_timer_isr*. The listings of these routines are shown in Listings 4-6a,4-6b, and 4-6c respectively. The

```
,
hso_isr:
; Fields the hso interrupts and performs the serialization of the data.
; Note: this routine would be incorporated into the hso service strategy for an
; actual system.
                          at 2006h
hso_isr
              cseg
                                                     ; Set up vector
             dcw
             cseg
             pushf
add
                           txd_time,baud_count
serial_out,0 ; i
send_mark
serial_out,#1 ; e
                                                     ; if character is done send a mark
             cmp
be
                                                     ; else send bit 0 of serial_out and shift
; serial_out left one place.
              shr
              bс
                           send_mark
send_space:
1db
                           hso_command, #space_command
                          hso_time,txd_time
hso_isr_exit
             14
             br
send mark:
                          hso_command,#mark_command
hso_time,txd_time
             146
             1 d
hso_isr_exit:
             popf
ret
$eject
                                                                                                                             270061-42
```

Listing 4-5. Software Serial Port Transmit Process

Listing 4-6. Receive Process

```
,
init receive:
; Called to prepare the serial input process to find the leading edge of
; a start bit.
             1 d b
1 d b
                            ioc0,#000000000b
hsi_mode,#00100000b
                                                                     ; disconnect change detector
; negative edges on HSI.2
flush fifo;
                           iosl_save,iosl
iosl_save,7,flush_fifo_done
al,hsi_status
ax,hsi_time ; t
iosl_save,4not(80h) ; c
flush_fifo
             orb
bbc
1db
                                                                     ; trash the fifo entry
; clear bit 7.
              1.4
              andb
              br
flush_fifo_do
1db
                           ioc0,#00010000b
                                                                      ; connect HSI.2 to detector
              ret
                                                                                                                            270061-43
```

Listing 4-6a. Software Serial Port Receive Initialization

AP-248

### intel

```
,
hsi isr:
; Flelds interrupts from the HSI unit, used to detect the leading edge
; of the START bit
; Note: this routine would be incorporated into the HSI strategy of an actual
; system.
                cseg at 2004h
dcw hsi_isr
                                                                           ; setup the interrupt vector
                cseg
                pushf
                push
1db
1d
                               ax
al, hsi_status
sample_time, hsi_time
al, 4, exit_hsi
ios0, 7, $
ax, baud_count
                bbc
                                                                              ; wait for room in HSO holding reg
; send out sample command in 1/2
; bit time
                bbs
1d
                             ax,41 ; b
sample_time,ax
hso_command,4sample_command
sample_time,hso_time
ioc0,4000000000 ; d
                shr
                add
1db
                s t
                                                                            ; disconnect hsi.2 from change detector
                146
exit_hsi:
               pop
popf
ret
                                аx
                                                                                                                                                    270061-44
```

Listing 4-6b. Software Serial Port Start Bit Detect

```
,
software_timer_isr:
; Pields the software timer interrupt, used to deserialize the incomming data.
; Note: this routine would be incorporated into the software timer stategy
; in an actual system.
               cseg at 200ah
dcw software timer isr
                                                                        setup vector
               cseg
pushf
orb
                             iosl_save,iosl
iosl_save,#not(01h)
0,rcve_state,#0fch
process_data
               andb
                                                                      ; clear bit 0
; All bits except rxrdy and overrun=0
                andb
bne process___
process_start_bit:
bbc hsistatus,5,start_ok
call init_receive
br software_timer_exit
start_ok;
orb
                              rcve_state,∳rip ; set receive in progress flag
schedule_sample
               br
process_data:
bbs
shrb
bbc
                             rcve_state,7,check_stopbit
rcve_reg,#1
hsi_status,5,datazero
rcve_reg,#80h ; set the new data bit
               orb
datazero:
                              rcve_state,$10h ; increment bit count
schedule_sample
               addb
br
check_stopbit:
                              hsi_status,5,$ ; DEBUG ONLY
               bbc
1db
                              nsi_status,5,5 ; j DEBUG ONLY
rcve_buf,rcve_reg
rcve_state, #rxrdy
rcve_state, #03h ; Clear all but ready and overrun bits
init_receive
software_timer_exit
               orb
andb
               call
               br
schedule_sample;
bbs
1db
                              ios0,7,$; wait for holding reg empty
hso_command,#sample_command
sample_time,baud_count
sample_time,hso_time
               add
               s t
software_timer_exit:
popf
ret
                                                                                                                                           270061-45
```

Listing 4-6c. Software Serial Port Data Reception

start is detected by the *hsi_isr* which schedules a software timer interrupt in one-half of a bit time. This first sample is used to verify that the START bit has not ended prematurely (a protection against a noisy line). The software timer service routine uses the variable *rcve_state* to determine whether it should check for a valid START bit, deserialize data, or check for a valid STOP bit. When a complete character has been received it is moved to the receive buffer and *init_receive* is called to set up the receive process for the next character. This routine is also called when an error (e.g., invalid START bit) is detected.

Appendix C contains the complete listing of the routines and the simple loop which was used to initialize them and verify their operation. The test was run for several hours at 9600 baud with no apparent malfunction of the port.

### 4.3. Interfacing an Optical Encoder to the HSI Unit

Optical encoders are among one of the more popular devices used to determine position of rotating equipment. These devices output two pulse trains with edges that occur from 2 to 4000 times a revolution.

Frequently there is a third line which generates one pulse per revolution for indexing purposes. Figure 4-2 shows a six line encoder and typical waveforms. As can be seen, the two waveforms provide the ability to determine both position and direction. Since a microcontroller can perform real time calculations it is possible to determine velocity and acceleration from the position and time information.

Interfacing to the encoder can be an interesting problem, as it requires connecting mechanically generated electrical signals to the HSI unit. The problems arise because it is difficult to obtain the exact nature of the signals under all conditions.

The equipment used in the lab was a Pittman 9400 series gearmotor with a 600 line optical encoder from Vernitech. The encoder has to be carefully attached to the shaft to minimize any runout or endplay. Fortunately, Pitmann has started marketing their motors with ball bearings and optical encoders already installed. It is recommended that the encoder be mounted to the motor using the exact specifications of the encoder manufacturer and/or a good machine shop.



Figure 4-2. Optical Encoder and Waveforms



Digital filtering external to the 8096 is used on the encoder signals. The idealized signals coming from the encoder and after the digital filter are shown in Figure 4-3. The circuitry connecting the encoder to the 8096 requires only two chips. A one-shot constructed of XOR gates generates pulses on each edge of each signal. The pulses generated by Phase A are used to clock the signal from Phase B and vice versa. The hardware is shown in Figure 4-4. CMOS parts are used to reduce loading on the encoder so that buffers are not needed. Note that T2CLK is clocked on both edges of both filtered phases.

By using this method repetitive edges on a single phase without an edge on the other phase will not be passed on to the 8096. Repetitive edges on a phase can occur when the motor is stopped and vibrates or when it is changing direction. The digital filtering technique causes a little more delay in the signal at slow speeds than an analog filter would, but the simplicity trade off is worthwhile. The net effect of digital filtering is losing the ability to determine the first edge after a direction change. This does not affect the count since the first edge in both directions is lost. If it is desired to determine when each edge occurs before filtering, the encoder outputs can be attached directly to the 8096. As these would be input signals, Port 0 is the most likely choice for connection. It would not be required to connect these lines to the HSI unit, as the information on them would only be needed when the motor is going very slowly.

The motor is driven using the PWM output pin for power control and a port pin for direction control. The 8096 drives a 7438 which drives 2 opto-isolators. These in turn drive two VFETs. A MOV (Metal Oxide Varistor, a type of transient absorber) is used to protect the VFETs, and a capacitor filters the PWM to get the best motor performance. Figure 4-5 shows the driver circuitry. To avoid noise getting into the 8096 system, the  $\pm 15$  volt power supply is isolated from the 8096 logic power supply.

This is the extent of the external circuitry required for this example. All of the counting and direction detection are done by the 8096. There are two sections to the example: driving the motor and interfacing to the encoder. The motor driver uses proportional control with



Figure 4-3. Filtered Encoder Waveforms

some modifications and a braking algorithm. Since the main point of this example is I/O interfacing, the motor driver will be briefly described at the end of this section.

In order to interface to the encoder it is necessary to know the types of waveforms that can be expected. The motor was accelerated and decelerated many times using different maximum voltages. It was found that the



Figure 4-4. Schematic of Optical Encoder to 8096 Interface



Figure 4-5. Motor Driver Circuitry



motor would decelerate smoothly until the time between encoder edges was around 100 microseconds. At this point the motor would either continue to decelerate slowly, or would suddenly stop and reverse. The latter case is the one that was most problematic.

After a brief overview, each section of the program will be described separately, with the complete listing included in the Appendix D. In order to make debugging easier, as well as to provide insight into how the program is working, I/O port 1 is used to indicate the program status. This information consists of which routine the program is in and under which mode it is operating. The main program sections are: Main loop, HSI interrupt, Timer 2 check, and Motor drive. There are also minor sections such as initialization, timer overflow handling, and software timer handling. Tying everything together is some overhead and glue. Where the glue is not obvious it will be discussed, otherwise it can be derived from the listings.

The program is a main loop which does nothing except serve as a place for the program to go when none of the interrupt routines are being run. All of the processing is done on an interrupt basis.

There are three basic software modes which are invoked depending on the speed of the motor. The modes referred to as 0, 1 and 2, in order from slowest to fastest operation. When the program is running the operating mode is indicated by the lower 2 bits of Port 1, with the following coding:

P1.0	P1.1	Mode	Description
0	0	0	HSI looks at every edge
1	0	1	HSI looks at Phase A edges only
0	1	2	Timer 2 used instead of HSI
1	1	2	(alternate form of above)

The example is easiest to see if mode 2 is described first, followed by mode 1 then mode 0. In mode 2 Timer 2 is used to count edges on the incoming signal. A software timer routine, which is actually run using HSO.0, uses the Timer 2 value to update a LONG (32-bit) software counter labeled *POSITION*. The HSO routine runs every 260 microseconds. The HSO.0 interrupt is used instead of an actual software timer because of the ability to easily unmask it while other software timer routines are running.

In the code in Listing 4-7, the mode is first determined. For the first pass ignore the code starting with the label  $in_mode_1$ . Starting with  $in_mode_2$  the counter is incremented or decremented based on bit zero of DI-RECT. If DIRECT.0 = 0 the motor is going backward, if it is a 1 the motor is going forward. Next the count difference is checked to see if it is slow enough to go into mode 1. If not the routine returns to the code it was running when the interrupt occurred.

11111111	,,,,,,,		, , ,
		NOW USING HSO.0 TO TRIGGER	
,,,,,,,,,,,	,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	;;;
	CSEG A	т 2280н	
hso_exec	int:	; Check mode - Update position in mode 2	
	PUSHP		
	146	HSO COMMAND, # 30H	
	add	HSO_TIME, TIMER1, HSO0_dly	
	orb	port1,#00100000B ; set P1.5	
	14	Timer 2, TIMER2	
	jbs	Port1,1,in_mode2	
in model			
_	sub	tmpl,Timer 2,old t2 ; Check count difference in tmpl	
	CMP	tmpl, #2	
	ih	end swt0	
set mode	0:		
	ibc	Portl.0.end swt0 1 if already in mode 0	
	andb	Port1, #11111100B ; Clear Pl.0, Pl.1 (set mode 0)	
	14b	IOC0, #01010101B ; enable all HSI	
	146	last stat.zero	
	br	end swt0	
		-	
		2	700

Listing 4-7. Motor Control HSO.0 Timer Routine

```
in mode2;
             sub
1d
                           delta_p,timer_2,tmr2_old
tmr2_old,timer_2
                                                                                  ; get timer2 count difference
             jbc
                           direct,0,in_rev
in fwd; add
                           position, delta
              addc
                           position+2,zero
chk_mode
             br
in_rev: sub
subc
                           position,delta_p
position+2,zero
chk mode:
                           tmpl,Timer_2,old_t2
tmpl,#5
end_swt0
                                                                    ; Check count difference in tmp
; set model if count is too low
; count <= 5
             sub
              cmp
             jgt
set_model:
                           Portl, #11111101B ; Clear Pl.1, set Pl.0 (set mode 1)

Portl, #00000001B ; enable HSI 0 and 1

zero, HSI_TIME

lastl_time, Timerl, min_hsil

; set up so (time-last2_time)>min_hsil on next HSI
             andb
                                                                    ; Clear Pl.l, set Pl.0 (set mode 1)
             orb
1db
             1 đ
             sub
clr hsi:
                           ZERO, HSI_TIME
iosl_bak,#01111111B
iosl_bak,iosl
iosl_bak,7,c1r_hsi
             1 d
             andb
                                                                                 ; clear bit 7
             orb
             ibs
                                                                    ; If hsi is triggered then clear hsi
end swt0:
             1 d
                           old_t2,TIMER_2
port1,#110111118
             andb
POPF
                                                                    ; clear Pl.5
             ret
                                                                                                                             270061-51
```

Listing 4-7. Motor Control HSO.0 Timer Routine (Continued)

If the pulse rate is slow enough to go to mode 1, the transition is made by enabling HSI.0 and HSI.1. Both of these lines are connected to the same encoder line, with HSI.0 looking for rising edges and HSI.1 looking for falling edges. The *HSI_TIME* register is read to speed up clearing the HSI FIFO and the *LAST1_TIME* value is set up so the mode 1 routine does not immediately put the program into another mode. The HSI FIFO is then cleared, the Timer 2 value used throughout this routine is saved, and the routine returns.

This routine still runs in modes 0 and 1, but in an abbreviated form. The section of code starting with the label *in_mode1* checks to see if the pulses are coming in so slowly that both HSI lines can be checked. If this is the case then all of the HSIs are enabled and the program returns. This routine is the secondary method for going from mode 1 to mode 0, the primary method is by checking the time between edges during the HSI routine, which will be described later.

The HSO routine will enable mode 0 from mode 1 if two edges are not received every 260 microseconds. The primary method, (under the HSI routine), can only enable mode 0 after an edge is received. This could cause a problem if the last 2 edges on Phase A before the encoder stops were too close to enable mode 0. If this happened, mode 0 would not be enabled until after the encoder started again, resulting in missed edges on Phase B. Using the HSO routine to switch from mode 1 to mode 0 eliminates this problem.

Figure 4-6 shows a state diagram of how the mode switching is done. As can be seen, there are two sources for most of the mode decisions. This helps avoid problems such as the one mentioned above.

When either Mode 1 or Mode 0 is enabled the HSI interrupt routine performs the counting of edges, while the HSO routine only ensures that the correct mode is running. The routines for modes 0 and 1 share the same initialization and completion sections, with the main body of code being different.

The initialization routine is similar to many HSI routines. The flags are checked to ensure that the HSI FIFO data is valid, and then the FIFO is read. Next, the main body of code (for either mode 0 or mode 1) is



Figure 4-6. Mode State Diagram

```
This routine keeps track of the current time and position of the motor.
The upper word of information is provided by the timer overflow routine.
                    CSEG AT 2400H
now_mode_1: br in_mode_1 ; used to save execution time for
no_int1: br no_int ; worst case loop
hsi_data_int: pushf
orb port1,#01000000B ; set Pl.6
andb ios1_bak,#0111111B ; Clear ios1_bak.7
orb ios1_bak,ios1
jbc ios1_bak,7,no_int1 ; If hsi is not tr
* 4 ymp to no int
                                                                                               ; If hsi is not triggered then
; jump to no_int
get_values:
1đ
anđb
1đ
                                       timer_2,TIMER2
hsi_s0,HSI_STATUS,#01010101B
time, HSI_TIME
                    jbs
                                        port1,0,now_mode_1 ; jump if in mode 1
In_mode_0:

    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1
    1</t
                                                                            INSERT BODY OF ROUTINE
load_lasts:
                                         tmr2_old,timer_2
iosl_bak,#01111111B ; clr bit 7
iosl_bak,iosl
iosl_bak,7,no_int
get_values
ld
no_cnt: andb
orb
                    ibc
again: br
no_int: andb
                                        port1,#10111111B ; Clear P1.6
                    popf
ret
                                         ; end of hsi_data interrupt routine
; Routine for mode 1 follows and then returns to "load_lasts"
SEJECT
                                                                                                                                                                                            270061-53
```

Listing 4-8. Motor Control HSI Data Available Routine

run. At the end time and count values are saved and the holding register is checked for another event. Listing 4-8 contains the initialization and completion sections of the HSI routine.

Listing 4-9 is the main body of the Mode 1 routine. Before any calculations are done in Mode 1, the incoming pulse period is measured to see if it is too fast or too slow for mode 1. The time period between two edges is used so that the duty cycle of the waveform will not affect mode switching. If it is determined that Mode 2 should be set, Port 1.1 is set, all of the HSI lines are disabled, and the HSI fifo is cleared. If Mode 0 is to be set all of the HSI lines are enabled and the variable  $LAST_STAT$  is cleared. LAST $_STAT = 0$  is used as a flag to indicate the first HSI interrupt in Mode 0 after Mode 1. After the mode checking and setting are complete the incremental value in Timer 2 is used to update

*POSITION.* The program then returns to the completion section of the routine.

There is a lot more code used in Mode 0 than in Mode 1, most of which is due to the multiple jump statements that determine the current and previous state of the HSI pins. In order to save execution time several blocks of code are repeated as can be seen in Listing 4-10. The first determination is that of which edge had occurred. If a Phase A edge was detected the *LAST1_TIME* and *LAST2_TIME* variables are updated so a reference to the pulse frequency will be available. These are the same variables used under Mode 1. A test is also made to see if the edges are coming fast enough to warrant being in Mode 1, if they are, the switch is made. If the last edge detected was on Phase B, the information is used only to determine direction.

andb ine	hest at 401010000		
ine	(mbr'usi 20'#ororooop		
<b>,</b>	no_cnt		
cmp_time:		Proced	lure which sets mode 1 also
1.4	last? time_last1 time	sets	Thes to pass the tests
14	last1_time.time		
cmpl: sub	tmpl,time,last2_time		
cmp	tmpl,min_hsil		
jh	check_max_time		
set mode 2:			
örb	Port1,#00000010B	Set P	L.1 (in mode 2)
1 d b	IOCO, #0000000B	Disabl	e all HSI
mt hsi: 1d	zero, hsi time	emptv	the hsi fifo
andb	ios1 bak,#01111111B		; clear bit 7
orb	iosl bak, iosl		
1 b s	iosl bak.7.mt hai	If hai	is triggered then clear hai
br	done_chk		
check max time:			
sub	tmpl,time,last2 time		
cmp	tmpl,max_hsil	max_ha total	si = addition to min_hsi for time
jnh	done_chk		
set mode 0:			
andb	Port1,#11111100B	clear	Pl.0, 1 set mode 0)
1 d b	IOC0,#01010101B	Enable	all HSI
ldb	last_stat,zero		
done chk:			
sub	delta p,timer 2,tmr2 old		; get timer2 count differenc
ibc	direct,0,add rev		
add fwd;	· · _		
add	position, delta p		
addc	position+2,zero		
br	load lasts		
add rev:			
sub	position.delta p		
subc	position+2.zero		
br	load lasts		
\$eject			

Listing 4-9. Motor Control Mode 1 Routines

In modie 0:			
	hsi s0,0,a rise		
j b s	hsi s0,2,a fall		
ibs	hsi s0,4,b rise		
jbs	hsi s0,6,b fall		
br	no cnt		
	-		
arise: ld	last2 time,last1 time		
- 18	lastl time, time		
sub	time, last2 time		
спр	time, min hai		
1 b	tst statr		
set model-	-		
orb	Port1,#00000001B	<pre>set Pl.0 (in mode l)</pre>	
146	IOC0. #00000101B	Enable HSI 0 and 1	
tst statr:		,	
	last stat.6.going fwd		
ibe	last stat. 4. going rev		
ibs	last stat. 2. change dir		
canb.	last stat.zero		
ie	first time	first time in model	
br	ing err	,	
a fall: 1d	last2 time.last1 time		
14	last] time.time		
sub	time.last2 time		
640	time min hei		
ib	tst statf		
tset model-			
, bee mouel	Rort1 #00000018	. Set Pl.O (in mode 1)	
145	TOCO. #00000101B	, Enable HST 0 and 1	
tst statf:	1000,1000001015	,	
ibe	last stat.4.going fwd		
168	last stat, 6, going rev		
105	last_stat.0.change_dir		
cmpb	last stat.zero		
ie ie	first time	: first time in mode0	
je br	inp err	, 11100 0100 10 00000	
h rise: ibs	last stat.0.going fwd		
ibs	last stat.2.going rev		
168	last stat.6.change dir		
cnob	last stat.zero		
	first time	: first time in mode0	
br	inp err		
b fall: ibs	last stat.2.going fwd		
ibs	last stat.0.going rev		
ibs	last stat.4, change dir		
cmob	last stat, zero		
ie	first time	; first time in mode0	
br	inperr		
first time:			
- stb	hsi s0,last stat		
br	donechk ; add	delta position	
inperr:			
br	no int		
change dir:			
notb	direct		
no inc: jbc	direct,0,going rev		
allere and the second sec	-		
going fwà:			
_ orp	PORT2,#0100000B	; set P2.6	
1 ð b	direct,#01	; direction = forward	
add	position,#01		
addc	position+2,zero		
br	st_stat		
going_rev:	—		
andb	PORT 2, #10111111B	; clear P2.6	
146	direct,#00	; direction = reverse	
sub	position, #01		
subc	position+2,zero		
st_stat:			
stb	hsi_s0,last_stat		
			270061-55

Listing 4-10. Motor Control Mode 0 Routines

After mode correctness is confirmed and the *LASTx_TIME* values are updated the *LAST_STAT* (Last Status) variable is used to determine the current direction of travel. The POSITION value is then updated in the direction specified by the last two edges and the status is stored. Note that the first time in Mode 0 after being in Mode 1, the Mode 1 *done_chk* routine is used to update POSITION, instead of the routines *going_fwd* and *going_rev* from the Mode 0 section of code. The completion section of code is then executed.

Providing the PWM value to drive the motor is done by a routine running under Software Timer 1. The first section of code, shown in Listing 4-11a, has to do with calculating the position and timer errors. Listing 4-11b shows the next section of code where the power to be supplied to the motor is calculated. First the direction is checked and if the direction is reverse the absolute value of the error is taken. If the error is greater than 64K counts, the PWM routine is loaded with the maximum value. The next check is made to see if the motor is close enough to the desired location that the power to it should be reversed, (i.e., enter the Braking mode). If the motor is very close to the position or has slowed to the point that is likely to turn around, the *Hold_Position mode is entered*.

The determination of which modes are selected under what conditions was done empirically. All of the parameters used to determine the mode are kept in RAM so they can be easily changed on the fly instead of by re-assembling the program. The parameters in the listing have been selected to make the motor run, but have not been optimized for speed or stability. A diagram of the modes is shown in Figure 4-7.

In the *Hold_Position* mode power is eased onto the motor to lock it into position. Since the motor could be stopped in this mode, some integral control is needed, as proportional control alone does not work well when the error is small and the load is large. The BOOST variable provides this integral control by increasing the output a fixed amount every time period in which the

Listing 4-11. Moto	or Control Softwar	e Timer 1 Routine
--------------------	--------------------	-------------------

```
CSEG AT 2600H
swtl expired:
              pushf
orb
                             port1,#10000000B
                                                                        ; set port1.7
                             int_mask, #00001101B
                                                                         ; enable HSI, Tovf, HSO
              ldь
                             HSO_COMMAND,#39H
HSO_TIME,TIMER1,swtl_dly
              145
              a d d
              1 d
                             time err+2,des time+2
                                                                       ; Calculate time & position error
                            time_err+2,des_time+2
pos_err+2,des_pos+2
time_err,des_time,time
time_err+2,time+2
pos_err+2,time+2
pos_err+2,position+2
              ĩā
              sub
subc
sub
sub
                                                                                       ; values are set
              ΕI
                             time_delta,last_time_err,time_err
last_time_err,time_err
              sub
              14
                             pos_delta,last_pos_err,pos_err
last_pos_err,pos_err
              sub
1d
                            Time_err = Desired time to finish - current time

Pos_err = Desired position to finish - current position

Pos_delta = Last position error - Current position error

Time_delta = Last time error - Current time error

note that errors should get smaller so deltas will be

positive for forward motion (time is always forward)
;;;;;
;;;;;;
1 1 1 1 1
1111
                                                                                                                                     270061-56
```

Listing 4-11a. Motor Control Software Position Counter

### AP-248

### intel

chk_dir: cmp jge pos_err+2,zero go_forward go_backward: pos_err ; pwm_dir,≬00h pos_err+2,≬0ffffH id_max chk_brk neg 1db ; Pos_err = ABS VAL (pos_err) cmp jne br go_forward: 1db pwm_dir,#01H pos_err+2,zero chk_brk cmp јe ld_max: ldb pwm_pwr,max_pwr chk_sanity hr Chk_brk: cmp jnh cmp jh braking: cmp jge neg pos_delta,zero chk_delta pos_delta chk_delta: cm p jnh pos_delta,vel_pnt
hold_position ; velocity = pos_delta/sample_time
; jmp if ABS(velocity) < vel_pnt</pre> brake: ldb ldb pwm_pwr,max_brk tmp,direct ; If braking apply power in opposite ; direction of current motion notb 1db tmp pwm_dir,tmp br ld_pwr Hold position: ; position hold mode pos_err,#02 calc_out tmp+2 boost cmp jh clr clr ; if position error < 2 then turn off power BR output calc_out; tmp,max_hold,∦255 tmp,pos_err pos_delta,zero mulub mulu ; Tmp = pos_err * max_hold cmp no_bst boost,#04 tmp+2,boost ck_max jne add ; Boost is integral control ; TMP+2 = MSB(pos_err*max_hold) add br no_bst: clr ck_max: cmp boost tmp+2,max_hold output tmp+2,max_hold pwm_pwr,tmp+2 maxed; īa output; 1db chk_sanity: br ld_pwr ld_pwr: rpwr,pwm_pwr rpwr pwm_dir,0,p2fwd 146 notb jbs p2bkwd: DI port2,#01111111B pwm_control,rpwr ; clear P2.7 andb 1db ΕI br DI orb 1db EI pwrset p2fwd: port2,#1000000B ; set P2.7 pwm_control, rpwr 270061-57

Listing 4-11b: Motor Control Power Algorithm



Figure 4-7. Motor Control Modes

error does not get smaller. Once the error does get smaller, usually because the motor starts moving, BOOST is cleared.

A sanity check can be performed at this point to double check that the 8096 has proper control of the motor. In the example the worst that can happen is the proto-

pwrset: cmptime_err+2,zero; do pos_table when err is negative jgtend_p ;;; brend_p cmpnxt_pos,#(32+pos_table) jltget_vals; jumpiflower	
cmp time_err+2,zero ; do pos_table when err is negative jgt end_p ;;; br end_p cmp nxt_pos,≬(32+pos_table) jlt get_vals ; jump if lower	
jgt end_p ;;; br end_p cmp nxt_pos,#(32+pos_table) jlt get_vals ; jump if lower	
;;; br end_p cmp nxt_pos,#(32+pos_table) jlt get_vals ; jump if lower	
cmp nxt_pos,∦(32+pos_table) jlt get_vals ; jump if lower	
jlt get_vals ; jump if lower	
ld nxt_pos.#pos_table	
clr time+2	
get vals:	
ld des pos.[nxt pos]+	
Id max_Drk,max_pwr	
add des_pos,offset	
addc des_pos+2, zero	
sub last_pos_err,des_pos,position	
end_p: andb portl,#01111111B ; clear P1.7	
popf	
ret	
pos_table:	
-	
dcl 0000000H ; position 0	
dcw 0020H, 0080H ; next time, power	
dcl 0000c000H ; position l	
dcw 0040H, 0040H ; next time, power	
dcl 0000000H ; position 2	
dcw 0060H, 00c0H ; next time, power	
dcl OFFFF8000H ; position 3	
dcw 0080H, 0080H ; next time, power	
dc1 00000800H : position 4	
dow 0058H, 0080H : next time, power	
dev 0070H to next time, power	
acw uusin, uurun ; next time, power	
	270061-59

Listing 4-12. Motor Control Next Position Lookup

#### AP-248



type will need to be reset, so the sanity check was not used. If one were desired, it could be as simple as checking a hardware generated direction indicator, or as complex as checking motor condition and other environmental factors.

After all checks have been made, the power value is loaded to the RPWR register using a software inversion to compensate for the hardware inversion. Direction is determined next and the power and direction are changed in adjacent instructions with interrupts disabled to prevent changing power without direction and vice versa.

To exercise the program logic the desired position is changed based on the time value using the code and lookup table shown in Listing 4-12. The remaining sections of the program are relatively simple, but worth discussing briefly. The initialization routine initializes the I/O features and places several variables from ROM into RAM. Having these variables in RAM makes it easier to tweak the algorithm. Timer 1 is expanded into a 32-bit timer by the interrupt routine shown in Listing 4-13.

Software timer overhead is handled by the routine shown in Listing 4-14. In this routine the status of each timer bit is checked in a shadow register. If any of the timers have expired the appropriate routine is called.



Listing 4-13. Motor Control Timer Interrupt Routine

,,,,,		<b>S</b> O	P T W	ARE	ТЗ	ME	R	IN	ТB	RR	UP	т	SE	R N	10	СЕ	R	0	UΤ	IN	E							;	;	;;	;	;;	;;	
,,,,,,,,,	,,,,	;;;	, , ,	;;;	;;;	;;	;;	;;	;;	11	;;	11	;;	3.3	;	11	;;	1	;;	;;	;	; ;	;;	;	; ;	;	;;	;;	;	;;	;	;;	;;	
	CSEG	АT	2 2	2 O H																														
soft tmr	int	:																																
-	push	f																																
	orb		io	s 1 _	bal	, I	0 S	1																										
chk_swt0	:			-																														
_	jbc		io	s 1	bal	., 0	, c	h k	_ 8	wt	ı																							
	andb		io	s 1 _	bai	:,#	11	11	11	10	B			;	C	l e	a r	1	bi	t	0		•	n	đ	81	wt	0						
thk swtl	çall		S W	t0_	ехĘ	) i r	e đ																											
-	јЬС		io	<b>s</b> 1 _	bal	:,1	, c	h k	. 5	wt	2																							
	andb		iο	s 1 _	bal	:,#	11	11	11	01	в			;	C	L e	a r	1	Ьi	t	1													
chk eut?	çall		s w	t1_	ехĘ	oi r	e d																											
	ihc		10	s 1	bak	. 2		h k	8	w t	3																							
	andb		io	s 1 -	bak	. i	íĭ	ïï	īõ	ĩĩ	B				C :	Le.	a r	1	Ьi	t	2													
	čäII		8 W	£2_	ēxį	i i ë	ēð				-									-	-													
chk_swt3	:																																	
	jbc		10	s1_	bak	- 4	18	wt	-1	nt	_ a	o n	e		-																			
	andb		10	s 1	Dak	÷.*	11	11	01	11	в			;	C.	Le	a r		D 1	t	3													
;	c a 1 1		8 W	t 3_	exp	) i r	e đ																											
ewt int	done																																	
	popf	•																																
	ret		;	END	01	s	OF	ΤW	A R	E	TI	мв	R	11	T	S R I	RU	P1	r	RO	U	r 1	N B											
Şeject																																		

Listing 4-14. Motor Control Software Timer Interrupt Handler

```
CSEG AT 2380H
swt2 expired;
       pushf
1db
add
               hso_command,#3AH ; set swt_2
hso_time,timer1,swt2_dly
               port1,#00000100B
out_ptr,#7ffH
pulsing
                                      ; set port 1.2
       orb
       cmp
bnh
                out_ptr,#1f0H
       1 d
pulsing:
       ibc
               tr col,0,swt2 done
               position+2,[out_ptr]+
position,[out_ptr]+
                                       ; position high, position low
       вt
               direct, [out_ptr]+
pwm_pwr, [out_ptr]+
       st
st
                                       ; store 8 bytes externally
swt2_done:
       sub
               tmpl,timerl,lastl_time
tmpl,#1800H
swt2_ret ; keep
       cmp
       inb
                              ; keep (time_last4_time)<7000H</pre>
               lastl time,#1000H
        add
swt2 ret:
       andb
               port1,#11111011B
                                       ; clear portl.2
       popf
       ret
                                                                         270061-61
```

Listing 4-15: Motor Control Software Timer 2 Routine

The last routine, shown in Listing 4-15, is the Software Timer 2 routine which outputs some variables to external RAM. It also keeps LAST1__Time within 1800H of Timer1 to prevent overflows from occurring when the Mode 0 and Mode 1 software check this variable.

A complete listing of the program as it is used in our lab can be found in Appendix D. For a given motor or encoder it will probably be necessary to change some of the time constants on the first page of the listing. With the motor used in our experimentation, pulses are missed from time to time when direction changes quickly. If the motor were not as fast to turn around or the encoder were mounted better these problems should disappear. The missing pulses occur when switching from Mode 1 to Mode 0, other than that no anomalies were found in the lab.

Prior to the version of code just discussed, several attempts were made, one of which could be used under certain constraints. It is possible to use only modes 2 and 0 to monitor the encoder, provided the encoder always operates smoothly and provides at least 200 microseconds between the last several edges of Phase A before reversing. This idea was originally tried because the motor was not characterized thoroughly at first, and caused problems because of the motors tendency to stop suddenly when its speed was low.

If an encoder has a lower line count and therefore more time between output pulses the two mode solution can be used. The software for the two mode version can be easily extracted form the three mode version, so it will not be presented.

#### 5.0 HARDWARE EXAMPLE

#### 5.1. EPROM Only Minimum System

The diagram in Figure 5-1 illustrates how to connect an 8096 in a minimum configuration system. Either 2764s or 27128s can be used in the system. Note that the lower EPROM contains the even bytes while the upper



Figure 5-1 (1 of 2).

one contains the odd bytes, and the addressing is not fully decoded. This means that the addressing on a 2764 will be such that the lower 4K of each EPROM is mapped at 0000H and 4000H while the upper

4K is mapped at 2000H. If the program being loaded is 16 Kbytes long the first half is loaded into the second half of the 2764s and vice versa. A similar situation exists when using 27128s.





#### Figure 5-1 (2 of 2).

This circuit will allow most of the software presented in this ap-note to be run. In a system designed for prototyping in the lab it may be desirable to buffer the I/O ports to reduce the risk of burning out the chip during experimentation. One may also want to enhance the system by providing RC filters on the A to D inputs, a precision VREF power supply, and additional RAM.

#### 5.2. Port Reconstruction

If it is desired to fully emulate a 8396 then I/O ports 3 and 4 must be reconstructed. It is easiest to do this if

the usage of the lines can be restricted to inputs or outputs on a port by port rather than line by line basis. The ports are reconstructed by using standard memorymapped I/O techniques, (i.e., address decoders and latches), at the appropriate addresses. If no external RAM is being used in the system then the address decoding can be partial, resulting in less complex logic.

The reconstructed I/O ports will work with the same code as the on chip ports. The only difference will be the propagation delay in the external circuitry.

### AP-248



#### **6.0 CONCLUSION**

An overview of the MCS-96 family has been presented along with several simple examples and a few more complex ones. The source code for all of these programs are available in the Insite Users Library using order code AE-16. Additional information on the 8096 can be found in the Microcontroller Handbook and it is recommended that this book be in your possession before attempting any work with the MCS-96 family of products. Your local Intel sales office can assist you in getting more information on the 8096 and its hardware and software development tools.

#### 7.0 BIBLOGRAPHY

MSC-96 Macro Assembler User's Guide, Intel Corporation, 1983.

Order number 122048-001.

2. Microcontroller Handbook (1985), Intel Corporation, 1984.

Order number 210918-002.

3. MSC-96 Utilities User's Guide, Intel Corporation, 1983.

Order number 122049-001.

4. PL/M-96 User's Guide, Intel Corporation, 1983. Order number 122134-001.

AX, AL *i* Load byte AL to word AX TABLE_LOW, TABLE [AX] *i* TABLE_LOW is loaded with the value *i* in the table at table location AX 270061-64 . 'Upper Input - Lower Input IN_DIF :byte I : Upper Output - Lower Output I : N / Actual Input Value Load temp with Actual Value Divide the byte by B Insure AL is a word address This effectively divides AL by so AL = IN_VAL/16 SOURCE STATEMENT \$TITLE('INTER1.A96: Interpolation routine 1') printing 8076 Assembly code for table lookup and interpolation \$INCLUDE(:FO: DEM096. INC) / Include demo definitions \$nolist / Turn listing off for include file / End of include file -----IN_VAL #3 #11111110B #100H IN_VAL: TABLE_LOW: TABLE_HIGH: IN_DIF: IN_DIFB IAB_DIF: RESULT: RESULT: OUT_DIF: SP, Å, Å LDBZE LD at 2080H LDB SHRB ANDB at 22H 2 SOURCE FILE: :F3:INTER1 A96 OBJECT FILE: :F3:INTER1.OBJ CONTROLS SPECIFIED IN INVDCATION COMMAND: NDSB RSEG 1 o o k : CSEG SERIES-III MCS-96 MACRO ASSEMBLER, VI 0 LINE 。 このであるからのからからからのからのででのからないでいた。 このでもちでです。 していたいでは、 していたいでは、 していたいでは、 していたいでは、 していたいでは、 していたいで、 していで、 していたいで、 していたいで、 していたいで、 していたいで、 していたいで、 していたいでい 11 H AC1C1C A31D002124 2080 A1000118 B0221C 18031C 71FE1C OBJECT 0022 0024 0028 0028 0028 0028 0028 0028 208D 2084 2087 208A 0022 2080 ERR LOC

### APPENDIX A BASIC SOFTWARE EXAMPLES

A.1. Table Lookup 1

AP-248

intel

HIGH is loaded with the the table at table AX+2 t value in the table)	TABLE_HIGH-TABLE_LOW	least significant 4 bits al	e IN_DIFB to word IN_DIF		ifference*Table_difference y 16 (2**4)	Jt difference to output ed with truncated IN_VAL	t 12-bit answer	if Carry = 1	r to RESULT	o "laok:"			ndam function		270061-65		
, TABLE_ value in location (The nex	E_LOW TAB_DIF=	IN_DIFB=	Load byt	*******	Input_d	Add outp generat	as inpu Round to	Round up	Store OV	Branch t			¶ ⊄ 				
E+2) [AX]	IGH, TABL	#0FH	• ••	TAB_DIF		BLE_LOW				-			00H, 4C00 00H, 7800 00H, 6D00 00H, 2200				
H, (TABLI	TABLE_H	IN_VAL	IN_DIFB	IN_DIF,	<b>#</b>	_DIF, TAE		0	ULT				(000H, 34( 000H, 72( 000H, 76( 1800H, 34(				
TABLE_HIC	TAB_DIF,	IN_DIFB,	IN DIF,	OUT_DIF,	OUT_DIF,	OUT, OUT	011T. #4	OUT, zer	OUT, RES	100k		I	5000H, 5 5000H, 7 5000H, 4 1000H, 4				
LD	SUB	ANDB	LDBZE	MUL	SHRAL	ADD	CHPA	ADDC	ST	BR		AT 2100	3 3 3 3 3 0 0 0 0 0 0 0 0 0 0				
									no_inc:			cseg	table:	END	ŪNr		
0000000 01004004	88 88 88	68 90	16	9 6 ( 9 4 (	C 9 6 9 6	98 99 100	101	103	104 105	106	108	110	1004001	118	OR (S) FO(		
A31D022126	4824262A	510F228	AC2828	FE4C2A2830	0E0430	4424302C		0A042C	COZEZC	27CB			000000200034004C 005D006A0072007B 007B007D0076006D 005D004B00340022 0010		COMPLETED, NO ERRI		
2095	209A	209E	2042	2045	2044	20AD		20B4	2087	20BA		2100	2100 2108 2110 2118 2118 2120	2122	ASSEMBLY		

A.1. Table Lookup 1 (Continued)

ND: NOSB	SOURCE STATEMENT \$TIILE('INTER2 A96' Interpolation routine 2')		\$INCLUDE(:FO:DEMD96.INC) / Include demo definitions \$nolist / Turn listing off for include file / End of include file	RSEG at 24H	IN_VAL: dsb 1 / Actual Input Value	TABLE_LOW: dsw 1 ; Table value for function TABLE INC: dsw 1 ; Incremental channelin function	IN_DIF: dsu 1 / Upper Input - Lower Input	IN_DIFB equ IN_DIF : byte DUT: dsw 1 PESUIT dsw 1	DUT_DIF: dsl 1 / Delta Dut	CSEG at 2080H	LD SP, #100H ; Initialize SP to top of reg. file	look: LDB AL, IN_VAL / Load temp with Actual Value SHRB AL, #3 / Divide the bute by B	ANDB AL, #1111110B / Insure AL is a word address 7 This effectively divides AL by 2 5 so AL = IN VAL/16	LDBZE AX, AL i Load byte AL to word AX	LD TABLE_LOW, VAL_TABLEEAX]; TABLE_LOW is loaded with the value ; in the value table at location AX	LD TABLE_INC, INC_TABLECAX1 , TABLE_INC is loaded with the value , in the increment table at ; location AX+2 270061-
6 J Cation comma	L INE 1	N M 4 1	= 1 5 5 7 5 7 5 5 7 5 5 7 5 5 7 5 5 5 5 5	56	59 59	60 71	62	6 6 7 7 7 7	900	899 899 60		97 197 197	75 75	78 70	010	0 0 0 0 0 1 0 4 0 3
JRCE FILE F3: INTER2 A5 JECT FILE: F3: INTER2 05 ATROLS SPECIFIED IN INVC	LOC OBJECT			0024	0024	0026 0028	002A	002A 002C 0035	0030	2080	2080 A1000118	2084 B0241C 2087 18031C	208A 71FE1C	20BD ACICIC	2090 A31D002126	2095 A31D222128

A.2. Table Lookup 2

IN_DIFB, IN_VAL, #OFH	IN_DIF, IN_DIFB ; Load byte IN_DIFB to word IN_DIF	OUT_DIF, IN_DIF; TABLE_INC ; Output_difference =	; Input_difference*Incremental_change	OUT, OUT_DIF, TABLE_LOW ; Add output difference to output	i as input	DUT, #4 ; Round to 12-bit answer	OUT, zero ; Round up if Carry = 1		UVI, RESULI i Store UVI to RESULI look Reserve to "look."			B			0000H, 2000H, 3400H, 4C00H ; A random function	5D00H, 6A00H, 7200H, 7800H	7B00H, 7D00H, 7600H, 6D00H	5D00H, 4B00H, 3400H, 2200H	1000H		0200H, 0140H, 0180H, 0110H ; Table of incremental	00D0H, 00B0H, 0060H, 0030H ; differences	00020H, 0FF90H, 0FF70H, 0FF00H	OFEEUH, OFEYOH, OFEEOH, OFEEOH				270061–67
ANDB	LDBZE	MUL		ADD		SHR	ADDC	-		29		cseg AT 21	1	val_table:	DCW	DCW	DCW	DCM	DCW	inc_table:	DCM	DCW	DCM	DCM		CIND	ND.	
87 88	89 90	91	9.9 4.4	80 10 10	76	86	66	100	101		101	105	106	107	108	109	110	111	112	113	114	115	116	/11	118		NOK (S) FOU	
209A 510F242A	207E AC2A2A	20A1 FE4C2B2A30		20A6 4426302C		20AA 08042C	20AD A4002C		2080 CO2E2C 2083 3775			2100		2100	2100 0000002000340040	2108 005D006A0072007B	2110 007B007D0076006D	2118 005D004B00340022	2120 0010	2122	2122 0002400180011001	212A D000800060003000	2132 200090FF70FF00FF	ZIJA EUFEYUFEEUFEUFE		2112	ASSEMBLY COMPLETED, NO ERI	

A.2. Table Lookup 2 (Continued)

										270061–68
I PL/M-96 VI O COMPLLATION OF MODULE PLMEX DDULE PLACED IN ∶F3 PLMEX1.0BJ INVOKED BY: PLM96.86 ∶F3 PLMEX1.P96 CODE \$TITLE('PLMEX1. PLM-96 Example Code for Table Lookup')	/* PLM-96 CODE FOR TABLE LOOK-UP AND INTERPOLATION */	PLMEX DO,	DECLARE IN_VAL WORD PUBLIC) DECLARE TABLE_LOW INTEGER PUBLIC) DECLARE TABLE_HIGH INTEGER PUBLIC) DECLARE TABLE_HIGH INTEGER PUBLIC) DECLARE OUT INTEGER PUBLIC) DECLARE RESULT INTEGER PUBLIC) DECLARE RESULT INTEGER PUBLIC) DECLARE OUT_DIF LONGINT PUBLIC)	DECLARE TABLE(17) INTEGER DATA ( 0000H, 2000H, 3400H, 4C00H, /* A random function */ 5D00H, 6A00H, 7200H, 7800H, 7800H, 7000H, 7600H, 6D00H, 5D00H, 4B00H, 3400H, 2200H, 1000H);	DMPY: PROCEDURE (A,B) LONGINT EXTERNAL; DECLARE (A,B) INTEGER; END DMPY;	LDOP TEMP=SHR(IN_VAL,4); /* TEMP is the most significant 4 bits of IN_VAL */	TABLE_LOW=TABLE(TEMP); /* If "TEMP" was replaced by "SHR(IN_VAL,4)" */ TABLE_HIGH≅TABLE(TEMP+1); /* The code would work but the 8096 would */ /* do two shifts */	TABLE_DIF≖TABLE_HIGH-TABLE_LOW;	DUT_DIF=DMPY(TABLE_DIF,SIGNED(IN_VAL_AND_OFH)) /16;	OUT≔SAR((TABLE_LOW+OUT_DIF).4); /* SAR performs an arithmetic right shift. in this case 4 places are shifted */
S-II DT MOI				-	⊶ ณ ณ	1		1	1	-
SER II OBJEC COMP.		1	01104104000	10	1321	14	15 16	17	18	<del>5</del>

A.3. PLM-96 Code with Expansion

	270061–70	
<pre>* Using the hardware flags must be done */ * with care to ensure the flag is tested */ * in the desired instruction sequence */</pre>	e for Table Lookup CODE STATEMENT 14 SP.#STACK FFMP.IN_WAL SP.#STACK FFMP.IN_WAL STATEMENT 15 D TMPO.TEMP.TABLE.THPOJ TABLE_LOW.TABLE.COW STATEMENT 17 STATEMENT 17 STATEMENT 17 STATEMENT 17 STATEMENT 18 STATEMENT 18 STATEMENT 19 TMPO.IN_VAL.#OFH STATEMENT 19 TMPO.STATEMENT 19 OUT_DIF.TMPO STATEMENT 19 OUT_DIF.TMPO STATEMENT 19 TMP4.TMPO STATEMENT 19 OUT_DIF.TMPO STATEMENT 19 TMP4.TMPO STATEMENT 19 TMP4.TMPO STATEMENT 19 TMP4.TMPO STATEMENT 19 TMP4.TMPO STATEMENT 20 STATEMENT 20 STA	
IF CARRY=0 THEN RESULT=OUT; /: ELSE RESULT=OUT+1; /: GOTO LOOP; /* END OF PLM-96 CODE */ END;	DMPILER         PLMEX1:         PLM=96         Example         Cod           0022         A1000018         PLM=76         Example         LD           0022         A1000018         R         LDDP:         LD           0022         A1000018         R         LDDP:         LD           0024         A00010         R         LDDP:         LD           0025         A31D000002         R         PLMEX:         PLMEX:           0035         A31D000002         R         PLMEX:         PLDP:         LD           0036         A31D000002         R         R         PLDP:         LD         PLDP:         LD           0037         A31D000002         R         R         PLDP:         LD         PL           0038         A31D020001         R         R         PL         PL         PL           0034         48020406         R         R         PL         PL         PL           0035         CB06         R         R         R         PL         PL           0035         CB06         R         R         PL         PL           0035         CB06         R         R	
20 1 22 1 23 1 2 4 1	PL/M-96 CC	

A.3. PLM-96 Code with Expansion (Continued)

								270061–71	
3 RO, TMPO @0001	STATEMENT 21 RESULT, TMP4 @0002 GTATEMENT 20	SIAIEMENI ZZ RESULT, DUT RESULT CONTREMENT CO	STATEMENT 23 LOOP STATEMENT 24			for Table Lookup DE		O ERRORS	
CMP	R BR D	e0001: / R e001: / INC	e0002: BR END		= 005AH 90D = 0022H 34D = 0000H 0D = 0012H 1BD	PLM-96 Example Code LISTING OF OBJECT CO	ZE = 0000H 0D = 0006H 6D	O WARNINGS,	
006B 981C00 006E D705	0070 A0200A 0073 2005	0075 A0080A 0075 A0080A 0078 070A	007A 007A 27AA	10DULE INFORMATION:	CODE AREA SIZE CONSTANT AREA SIZE DATA AREA SIZE STATIC REGS AREA SIZE	L/M-96 COMPILER PLMEX1: F ASSEMBLY L	OVERLAYABLE REGS AREA SI: Maximum stack size 48 Lines read	L/M-96 COMPILATION COMPLETE.	

A.3. PLM-96 Code with Expansion (Continued)

multiply 18H: word : long : Mul ; lor tSP1+ ;	STATEMENT T.APT: 16*16 multiply EQU 18H: word RN PLMREG :long LIC DMPY ; 10r PLMREG+4 PLMREG+4	AND: NDSB SOURCE STATEMENT STITLE('MULT.APT: 16*16 multiply SP EQU 18H: word rseg EXTRN PLMREG : long cseg PUBLIC DMPY ; lon cseg PUBLIC DMPY ; lon BMPY: PDP PLMREG44 MUL PLMREG44 MUL PLMREG44	ION COMMAND: NOSB LINE SQURCE STATEMENT 1 *TITLE('MULT.APT: 16*16 multiply 2 3 5P EGU 18H: word 5 rseg 7 7 EXTRN PLMREG : long 9 cseg 10 PUBLIC DMPY ; lor 11 PUBLIC DMPY ; lor 12 13 DMPY: POP PLMREG+4 13 DMPY: POP PLMREG+4 14 DMPY: POP PLMREG+6, 15P 1+ 15 MUL PLMREG, 15P 1+ 17 BR [PLMREG+6, 15
	STATEMENT STATEMENT T. APT: 16+16 EQU EQU FOMREG PLMREQ+ PLMREQ+	AND: NOSB SOURCE STATEMENT SURCE STATEMENT SULT. APT: 16+16 SP EQU rseg EXTRN PLMREG CSEG PUBLIC DMPY CSEG MUL PLOP PLMREG MUL PLMREG	ION COMMAND: NOSB LINE SOURCE STATEMENT 1 \$TITLE('MULT.APT: 16*16 3 3 SP EQU 5 rseg 6 rseg 7 7 EXTRN PLMREG 10 PUBLIC DMPY 12 2 POP PLMREG 13 13 DMPY: POP PLMREG 14 DMPY: POP PLMREG 15 MUL PLMREG

A.3. PLM-96 Code with Expansion (Continued)

								270061-73
	8			MODULE NAME	PLMREG	PLMEX	PLMEX MULT	
, V2.0	08-), РLM96.LI ND:			AL I GNMENT	ABSOLUTE WORD WORD	ABSOLUTE	WORD BYTE	
t AND LINKER. ation	), :F3:MULT.( ) ATION COMMA	2/25/84 5/84 :/83	OBJ(PLMEX):	LENGTH	001 AH 0002H 0008H 0012H 0012H	2044H 0003H	007CH 007CH 000AH	DEF6H
RELOCATOR el Corpor	LMEX1.0BJ LMOUT.0BJ IN INVOC	UDED: PLMEX) 1 LT) 12/2 G) 11/02	3: PLMOUT.	BASE	0000H 001AH 001CH 0024H 0024H	2080H	2083H 2084H 2100H	210AH
SERIES-III MCS-96 Copyright 1983 Int	INPUT FILES: :F3:P JUTPUT FILE: :F3:P JUTROLS SPECIFIED ROM(2080H-JFFFH	INPUT MODULES INCL :F3:PLMEX1.0BJ( :F3:MULT.0BJ(MU FLM96.LIB(PLMRE	SEGMENT MAP FOR :F	TYPE	**RESERVED* *** GAP *** REG REG STACK	*** GAP *** CODE	*** GAP *** CODE CODE	*** GAP ***

A.3. PLM-96 Code with Expansion (Continued)

270061-74 PUBLICS: IN_VAL TABLE_LOW TABLE_LOW TABLE_HIGH TABLE_DIF OUT_DIF RECUT DMPV PLMRCG MEMORV_SIZE ?MEMORV_SIZE MODULE: PLMREG MODULE: PLMEX марисе: мист O ERROR (S) SYMBOL TABLE FOR : F3: PLMOUT. OBJ(PLMEX): NAME O WARNING(S), VALUE 0024H 0026H 0028H 0028H 0028H 0028H 0028H 0028H 0038H 2100H 2100H 1FC4H WORD INTEGER INTEGER INTEGER INTEGER INTEGER LONGINT WORD WORD NULL RL96 COMPLETED, ATTRIBUTES 

A.3. PLM-96 Code with Expansion (Continued)

A-10

	INVUCATION CUM								
ERR LOC OBJECT	LINE	SO \$TITLE(	URCE STA1 PULSE A5	TEMENT 36: Measur	ring pu	lses usir	ng the HSI un	nit')	
	010								
	ו 1 1	\$nolist	ELUERU70.	, Insting	off fo	r include	e file		
	=1 52		End	of inclui	de file				
0028	<b>ດ 4</b> ຄ	rseg	at 28H						
8000	00 74		ALT UTTU	U	1	-			
0024	57		LOW TIME		d s te				
0020	58		PERIOD	1	dsw	1			
002E	59		HI_EDGE		d su	1			
0600	09 17		LO_EDGE	-	usp	1			
	63								
	10 1	5950		E D					
	99								
2080 A1000118	67		۲D	SP, #100	I				
2084 B10115	99		LDB	IBCO, #0	0000001	B	; Enable HS	1 0	
2087 B10F03	69 20		LDB	HSI_MODE	, #0000	11118	; HSI 0 100	k for either edge	
208A 442A282C	0/	wait:	ADD	PERIOD, 1	HIGH TI	ME, LOW .	TIME		
208F 3E1603	72		CBS CBS	1051, 6,	contin		. If FIFD i	s full	
2091 3716F6	52 74		JBC	IOS1, 7,	wait	, Wait u	while no pul	se is entered	
2094 B0061C	75 76	contin:	LDB	AL, HSI	STATUS		; Load stat ; HSI TIM	us; Note that reading E clears HSI STATUS	
	77						1	ł	
2097 A00420	78 79		LD	BX, HSI_	TIME		; Load the	HSI_TIME	
209A 391C09	08		JBS	AL, 1, h	si_hi		i Jump if H	SI.O is high	
209D C03020	82 82	hsi_lo:	57	BX, LO_EI	DGE				
20A0 482E3028	69	1	SUB	HIGH TIM	E, LO E	DGE, HI_E	EDGE		
20A4 27E4	84		BR	wait					
	85 86								
20A6 C02E20	87	hsi_hi	st	BX, HI_EI	DGE				

A.4. Pulse Measurement



A.4. Pulse Measurement (Continued)
	RCE STATEMENT 'ENHSI A96 ENHANCED HSI PULSE ROUTINE')	(DEMO96 INC) . Turn listing off for include file . End of include file	28H	TIME: DSW I LAST_RISE: DSW I	LAST_FALL: DSW 1 HST_SD DSR 1	I DSI BAK	PERIOD: DSW 1	LOW_TIME: DSW I HIGH TIME: DSW I	COUNT: DSW 1	at 2080H	LD SP,#100H	LDB IGC1,#00100101B / Disable HSC.4, HSC.5, HSL_INT=first, , Enable PWM,TXD,TIMER1_OVRFL.GW_INT	LDB HSI_MODE,#10011001B / set hsi.1 -/ hsi.0 + LDB IOCO,#00000111B / Enable hsi 0,1 / T2 CLOK=T2CLW, T2RST=T2RST / Clear timer2	ANDB IOSI_BAK,#0111111B ; Clear IOSI_BAK.7 ORB IOSI_BAK,IOS1 ; Store into temp to avoid clearing	o orner riags which may be needed JBC IOSI_BAK,7, wait if his is not triggered then j jump to wait	ANDB HSI_SO.HSI_STATUS.#010101B LD TIME, HSI_TIME 270061-77
G ND NOSB	\$DU \$TITLE (	\$INCLUDE \$nolist	RSEG AT			-				c seg	init:	-		wait:	-	
RD ASSEMBLER, VI I A96 I OBU INVOCATION COMMA	L INE 1	іі 11 0 0 4 0 0 1	0.00 0.40 0.40	57	90 19 19	60	61	55 9	4 4	0 Q Q	09	70 17	л С С С С С С С С С С С С С С С С С С С	8/ 6/ 08	19 19 19 19 19 19 19 19 19 19 19 19 19 1	888 865 76
SERIES-111 MCS-96 MAC SOURCE FILE F3 ENHS OBJECT FILE F3 ENHS CONTHOLS SPECIFIED IN	ERR LOC OBJECT		0028	0028 0028	0020	002F	0000	0032	9600	2080	2080 A1000118	2084 812516	2087 B19903 208A B10715	2080 717F2F 2090 90162F	2093 372FF7	2096 5155062E 209A A0042B

A.5. Enhanced Pulse Measurement

Г

# intel®

														220061-28
HSI_SO, 0, a_rise Her En: 2, a fall		LOW_TIME, TIME, LAST_FALL	PERIOD, TIME, LAST_RISE	LASI_RISE, IIME	1ucrement	HIGH_TIME, TIME, LAST_RISE	PERIOD, TIME, LAST_FALL	LAST_FALL, TIME		2111100				
88 JBS 89 JBS	00 BR	91 92 a_rise: SUB	808 E4	74 LD	7.0 LET 9.6	97 a_fall: SUB	98 SUB	69 LD	100	101 increment:	102 DA DA COT: BR	104	105 END	NO ERROR(S) FOUND.
209D 382E05 2040 342E05	20A3 201A	20A5 482C2832	20A9 482A2830	20AD AU282A		20B2 482A2834	20B6 482C2830	20BA A0282C		20BD	2080 0/36 2085 2700		20C1	ASSEMBLY COMPLETED,

A.5. Enhanced Pulse Measurement (Continued)

SERIES-III MCS-96 MACRO ASSEMBLE	ER, VI.	0				
SOURCE FILE: :F3:HSODRV. A96 OBJECT FILE: :F3:HSODRV. OBJ CONTROLS SPECIFIED IN INVOCATION	и сами	ND: NOSE	_			
ERR LOC OBJECT	-INE	SO\ \$TITLE(`	RCE STA	TEMENT 496: Dri	iver modu	ule for HSD PWM program')
	N (C) <b>4</b> 1	HSODRV		марисе	MAIN, E	STACKSIZE(B)
	וס-מו		PUBLIC	NO OSH	O HSD	
	~ 00 0		PUBLIC PUBLIC	HSU USH	TE HSU	LDF_1 COMMAND NCO
	10			-		
	12	<pre>\$ INCLUDE \$ nolist</pre>	CDEMO96.	INC) listir	na off fo	or include file
=1	60		; End	of inc]	lude file	
0028	62	rseg at	28H			
	6 <del>4</del> 9		EXTRN	OLD_ST/	λT	: byte
	65					
0028	9 ! 9		NO OSH		usb.	
002A	67		HSO OF	ö, 1	d su	-4 -
002E	8 0 7 0		HSO OFF	<del>.</del>	d su d	
0600	202		count:	į	dsb	4
	71	-				
2080	2	cseg at	HOROZ			
	14		EXTRN	wait	: entry	
	75					
2080 FA	76	strt:	Id			
2081 A1000118	11			SP, #10	HO	
2083 510F1500 E 2089 950F00 E	R 62		ANDB XORB		AT, #0FH	10H
	08.0					
208C A1000122	82	reiliut	۲D	CX, #01	HOOT	
	83 193					
2040 AI001010 2044 AR221620	0 0 4 6	: doo 1		ΑΧ, #10. ΒΥ, ΔΥ.	HOO	
2098 A0221C	86 86			AX, CX	5	
	87					
						270061-79

A.6. PWM Using the HSO

A-15

						270061-80
AX, HSD_DN_0 BX, HSD_DFF_0	AX,#1 BX,#1 AX, HS0_0N_1 BX, HS0_0FF_1	wait	СХ СХ, #ООFООН Іовр	initial		
ST ST	SHR SHR ST ST	CALL	INC CMP BNE	BR	END	
88 89 90	0 4 6 6 6 6 6 7 6 7 6 7 6 7 6 7 6 7 7 7 7	95 96 95	7 9 9 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	101 201	104	NO ERROR(S) FOUND.
2098 CO281C 209E CO2A20	2041 08011C 2044 080120 2047 C02C1C 204A C02E20	20AD EF0000	2080 0722 2082 89000F22 2085 D7D8	2088 27D2	20BA	ASSEMBLY COMPLETED,

A.6. PWM Using the HSO (Continued)

	2 NOSB	SDURCE STATEMENT FITLE('HSOMOD.A96: 8096 PWM PROGRAM MODIFIED FOR DRIVER') AGEWIDTH(130)	This program will provide 3 PWM outputs on HSO pins ()-2 The input parameters passed to the program are:	HSO_ON_N HSO on time for pin N HSO_OFF_N HSO off time for pin N	Where: Times are in timer1 cycles N takes values from O to 3	· · · · · · · · · · · · · · · · · · ·	NOTE: Use this file to replace the declaration section of the HSO PWM program from "\$INCLUDE(DEMO94.INC)" through the line prior to the label "wait". Also change the last branch in the program to a "RET".	BEG	D_STAT: DSB 1 extrn HSD_ON_O :word , HSD_OFF_O :word extrn HSO_ON_1 :word , HSO_OFF_1 :word extrn HSO_TIME :word , HSO_COMMAND :byte extrn TIMER1 :word , IOSO :byte	public OLD_STAT DUDIC OLD_STAT OLD_STAT: dsb 1 NEW_STAT: dsb 1	seg PUBLIC wait	ait: JBS IOSO, 6, wait i Loop until HSO holding register NOP is empty	i For opperation with interrupts 'store_stat:' would be the servery point of the routine. I note that a DI or PUSHF might have to be added 270061-81
V1 0	OMMAN	mi⇔01		0 ~ 00 0		י <b>ר</b> ארט <b>ל</b>	100 A D O	u. o r	N (0 4 10 4 10 10	300-010	4 m -0 i	- 00 o- 0	០⊣៧ល់4
BLER,	ION CO	I J	,			i i i i		กักกั	ດີດີດີດີດີດີດີດີດີດີດີດີດີດີດີດີດີດີດີດີ	ແດ້ອິດດີອີ	ຕ່ຕຕໍ່	n Ö Ò •	रिपंष प
ASSEM	A96 0BJ VOCAT											ы	
SERIES-III MCS-96 MACRO	SOURCE FILE: : F3: HSOMOD. OBJECT FILE: : F3: HSOMOD CONTROLS SPECIFIED IN IN	ERR LOC OBJECT						0000	0000	0001 0002	0000	0000 3E00FD 0003 FD	

A.6. PWM Using the HSO (Continued)

Store new status of HSO	Jump if OLD_STAT(0)=NEW_STAT(0)	Set HSO for timerl, set pin O Time to set pin = Timerl value + Time for pin to be low	Set HSD for timerl, clear pin O Time to clear pin = Timerl value + Time for pin to be high	Jump if OLD_STAT(1)=NEW_STAT(1)	Set HSO for timerl, set pin 1 Time to set pin = Timerl value	Set HSO for timerl, clear pin 1 Time to clear pin = Timerl value + Time for pin to be high	Store current status and wait for interrupt flag	is used with the driver		270061-82
NEW_STAT, IOSO, #OFH CLD_STAT, NEW_STAT wait OLD_STAT, NEW_STAT	OLD_STAT, 0, check_1 NEW_STAT, 0, set_off_0	HSO_COMMAND, #00110000B HSO_TIME, TIMERI, HSO_OFF_0 ) check_1	HSD_COMMAND, #00010000B HSD_TIME, TIMER1, HS0_ON_0	OLD_STAT, 1, check_done NEW_STAT, 1, set_off_1	HSD_COMMAND, #00110001B HSD_TIME, TIMER1, HSD_OFF_1 check_done	HSD_COMMAND, #00010001B HSD_TIME, TIMERI, HSD_ON_1	OLD_STAT, NEW_STAT	use "BR wait" if this routine		
store_stat: ANDB CMPB JE XORB XORB	check_0: JBC JBS	set_on_O: LDB ADD BR	set_off_0: LDB ADD	check_1: JBC JBS	set_on_1: LDB ADD BR	set_off_1: LDB ADD	cneck_done: LDB	RET	END	ġ
44445 007800	51 50 50 50 50 50 50 50 50 50 50 50 50 50	2 4 C 0 4 C	0 4 7 4 0 1 0 1 0 7 4 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 10 10	6 6 6 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	890 10 10 10 10 10 10 10 10 10 10 10 10 10	× × × × × × × × × × × × × × × × × × ×	862	3888 1087 1087	. C	IR (S) FOUI
Ш CC CC	œœ	لنا لنا	LLI LLI	τr	LU LU	ШШ	œ			NO ERRC
4 4 510F0002 8 980201 8 DFF3 D 940201 D 940201	0 0 300113 3 380209	6 6 B13000 9 4400000 D 2007	F F B11000 2 44000000	6 6 310113 9 390209	C B13100 F 44000000 3 2007	5 5 B11100 8 44000000	C C B00201	F FO	0	Y COMPLETED,
	001	00000	001 002 002	000 000 000	899 000 000 000 000	888 800 800 800 800 800 800 800 800 800	n ñ O O O	1500	004	ASSEMBL

A.6. PWM Using the HSO (Continued)

SURVE FILE F3 SF 478 OBJECT FILE: F3.SP OBJ CONTROLS SPECIFIED IN INVOC	ATION CC	DM . UD	SB					
ERR LOC OBJECT	LINE	S	OURCE STA	TEMENT				
		2 \$TITLE	('SP. A96:	SERIAL	РОКТ ДЕМО РКОСК,	AM ' )		
		1 \$INCLU	DE ( DEMO96	( )NC )				
		5 \$nolis 1	t ; Tur : Fod	n listin of inclu	g off for include file	de file		
	វ័ណិ				J 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4			
0028	, N	i rseg	at 28H					
0028	מימ		CHR:	dsb	1			
0029	55		SP TEMP :	dsb	1			
002A	5.0		TEMPO	dsb 	<del>.</del>			
002C	9 Q	~		0 2 D	L dsh 1			
	9		l					
2000	9	faso f	at 2000.	I				
2000 9020	44		DCW	ser por	t int			
	P¢.			Ì	F			
2080	.9	2 cseg	at 2080	ĩ				
2080 A1000118	ŏŏ	• •	LD	SP, #10(	нс			
710010 VOVC	х,	~	מעיי	* · · · · · ·		4 4 0		
5004 BIG010							בית נוח ואוז	
	76			Baud	rate ≈ input fru	equency / (64*bau	d_val)	
	21			, baud	val = (input fi	requency/64) / ba	ud rate	
0027	212	- bued	le	nbə	39	; 39 = (12,000,	000/64)/4800 baud	
	32							
0080	~ 8		164	equ o	(laud_val-1)/( (baud_val-1) M(	236) UK BOH OD 256	; Set MSB to I	
	8	1			I			
	ö		1	4				
2087 B1260E 208A B1800E	000	<b>m</b> + 15	LDB LDB		S, #BAUD_LOW 3, #BAUD_HIGH			
								270061-83

A.7. Serial Port

	w initialized	· serial Port ·I-temp	e Serial Port Interrupt	al port interrupt			section of code can be replaced	URB LETTO, SPECIAL WHEN CHE I DOTT II AND RI BUDS ATP fixed	· · · · · · · · · · · · · · · · · · ·	TI and RI are properly cleared		-temp is not set	byte	I-temp	it-received flag		ceive flag is cleared	was not set	byte T_temp		section of code appends	after a CR is sent					· bit-received flag					
, Enabl	port is no	Clear Set T	; Enabl	t for seri			This	erias :		eat until		I IF RI	; Store	CLR R	, Set b		; If re	j If TI			; This	i an LF					i Clear					
SPCON, #01001001B	; The serial	SBUF, CHR TEMPO, #00100000B	INT_MASK, #0100000B	loop , Wai				TEMPO, SPTEMP	SPTEMP, #01100000B	rd_again , Rep		TEMPO, 6, put_byte	SBUF, CHR	TEMPO, #101111118	RCV_FLAG, #OFFH		RCV_FLAG, 0, continue	TEMPO, 5, continue	SBUF, CHK TEMPO, #110111118		CHR, #01111111B	CHR, #ODH	CIT_TCV	continue			RCV_FLAG					
LDB		STB LDB	LDB EI	loop: BR	ser_port_int	PUSHF	rd_again:	L UB URB	ANDB	UNE	get byte:	JBC	STB	ANDB	LDB	put bute:	JBC	<b>UBC</b>	ANDR		ANDB	CMPB		BR		clr_rcv:	CLRB	continue:	POPF	RET	END	DN
80 87	88 69 06	16 19 93	94 95	96 97 00	66	100	101	103	104	105	106	108	109	110	111	113	114	115	116	118	119	120		201	124	125	126	128	129	001	151	ERROR(S) FOU
20BD B14711		2090 C42807 2093 B1202A	2096 B14008 2099 FB	209A 27FE	2090	209C F2	2090	2040 801124 2040 902924	20A3 716029	20A6 D7F5	ZOAB	20AB 362A09	20AB C42807	ZOAE 71BFZA	20B1 B1FF2C	20134	2084 302018	20B7 352A15	208A 802807 2080 71852A		20C0 717F28	2003 990028	2006 D/05	2008 2002		20CD	20CD 112C	POCE	ZOCF F3	20D0 F0	2001	МВLY СОМРЦЕТЕD, NO

A.7. Serial Port (Continued)

SERIES-III MCS-96 MACRO AS	SEMBLER,	V1. 0	<u>_</u>						
SOURCE FILE: :F3:ATOD 496 OBJECT FILE: :F3:ATOD OBJ CONTROLS SPECIFIED IN INVOC	ATION C	OMMAN.	ISON : CI						
ERR LOC OBJECT	LIN	щ <del>ч</del> (	SO( SO(	ATOD. 4	ATEMEI 196: SI	NT CANNING THE A	TO D CH	ANNELS ( )	
	1=	ນ ເງ ເງ ເງ ເງ ເງ	INCLUDE	E (DEMO9	6. INC	) sting off for	include	e file	
	<b>1</b> 11	លក		ы П	d of	include file			
0028	(1)	4 0	ISEG	at 26	Ŧ				
0020 001E	43 43 4	910		BL	EQU	BX: BYTE DX: BYTE			
		י פיס		1					
0028	• CD	с с	RESULT_	FABLE:	-	i i i			
	U -U	2 -		RESULT	- N				_
0020	1 -1	2		RESULT	i ö	ds b			
002E	-U -	ŋ.		RESULI	4	msp			
	40 40	4 v)							
2080	- 10 -	-Q I	6as:	at 20	HOB				
	<b>U U</b>	Γœ							
2080 A1000118 2084 0120			tart	CLR	ар, ВХ	#100H	Set St	tack Pointer	
2086 55082002		- ທຸ	lext:	ADDB	AD	COMMAND, BL, #:	1 000B	; Start conversion on channel ; indicated by Bl manister	
		0 <del>4</del>						THULLARE DU DE TRUESCES	
208A FD		5		40N		; Wait fo	or conve	ersion to start	_
2086 3802FD	~ ~ ~ ~	0 1 0	:heck:	UBS BC	AD	RESULT_LO, 3,	check	i Wait while A to D is busy	
208F B0021C 2092 B0031D	~~ @ 0	000		LDB LDB	AL.	AD_RESULT_LO AD_RESULT_HI		; Load low order result ; Load high order result	
2095 5420201E	000	- 01		ADDB	Ъ.	BL, BL		; DL=BL*2	
2099 ACIEIE 2090 C31E2B1C		04		LDBZE ST	РХ, АХ,	DL RESULT_TABLEI	נאמז	; Store result indexed by BL*2	
20A0 1720		2 2		INCB	BL		Increa	ment BL modulo 4	
								270061–85	

A.8. A to D Converter





A.8. A to D Converter (Continued)

## APPENDIX B HSO AND A TO D UNDER INTERRUPT CONTROL

SERIES-III MCS-96 MACKO ASSEMBLE	ER, V1	0	
SOURCE FILE: : F3: A2DHSO. 496 OBJECT FILE: : F3: A2DHSO. 0BJ CONTROLS SPECIFIED IN INVOCATION	t COMM	AND: NOSB	
ERR LOC OBJECT	IJNE , INE	SOURCE STATEMENT \$TITLE ('A2DHSO.A96: GENERATING PWM DUTPUI	IS FROM A TO D INPUTS')
	יי ור	: This program will provide 3 PWM outputs	n HSU nine 0-2
	) 4	i and one on the PWM.	
	ß		
	•0	. The PWM values are determined by the inp	out to the A/D converter.
	~ '		
	۵ 0	化化化化化化化化化化化化化化化化化化化化化化化化化化化化化化化化化化化化化化	法法法法法法法法法法法法法法法法法
	r (	* INCLUDE/DEMOD7 INC/	
Ĩ	2 =	suverode veriuta. 1940) Soolist : Turn listing off for include (	; ] P
. <b>.</b>	59	; End of include file	
	60		
0028	61	RSEG AT 28H	
	69 9		
001E	0 2 7 7		
0028	65	ON TIME:	
0028	66	PWM_TIME_1: DSW 1	
002A	67	HSO_ON_O: DSW 1	
002C	68	HSO_ON_1: DSW 1	
002E	63	HS0_0N_2: DSW 1	
	70		
0030	71	RESULT_TABLE:	
0030	72	RESULT_0: DSW 1	
0032	E1	RESULT_1: DSW 1	
0034	4 1		
9500	C 7	עבטער גע_ו-ו-טטטאא אכע	
800	0 1		
8000	78		
3500	64		
0035	BO	NXT OFF 2: DSW 1	
0040	81	COUNT: DSL 1	
0044	82	AD NUM: DSW 1	Channel being converted
0046	68	TMP: DSW 1	ı
0048	84	HS0_PER: DSW 1	
004A	83	LAST_LCAD: DSB 1	
	98		
			270061-87

									' seconds for	mmunications									HSO for timer1, set pin 0,1	interrupt			H5U for timerl, set pin 2	out interrupt	ded value was set all pins	SO and A/D interrupts	A/D and HSO interrupt				1	0.		
Ŧ	start / Timer_ovf_int	start ; HSI data int	HSO_exec_int			Ŧ	SP, #100H / Set Stack Pointe	AX	AX i wait approx. 0.2	wait ; SBE to finish co	AD_NUM		PWM_IME_1, #OBOH	HSU_PER, #100H	HOTO	HCDULI, #OBOH HCD 2, #OCOH		NXT_DN_T, Timer1, #100H	HSD CDMMAND, #00110110B ; Set }	HSO_TIME, NXT_ON_T , with			HSU_CUMMAND, #00100010B ; Set F HSU_TIME NVT ON T		LAST_LDAD, #00000111B / Last load	INT_MASK, #00001010B / Enable H	INT_PENDING, #00001010B ; Fake an /		Port1, #0000001B ; set P1.0	CDUNT, #01	COUNT+2, zero	Portl, #11111110B / clear P1.	1000	
	DCW	DCW	DCW			AT 2080F	LD	CLR	DEC	ONE	CLRB		3	3:	3	3 -	]	ADD	LDB	LD L	40N				ORB	LDB	LDB FI		ORB	ADD	ADDC	ANDB	29	
Caed					\$EJEC	fiaso	start:		wait:																				1000:					
87	68	91	62	66	74 95	96 76	86	66	100	101	103	104	501	106		801	110	11	113	114	115	116	/11	119	120	121	221	124	125	126	127	128	110	Ŷ
2000	2000 8020	2004 8020	2006 CC20			2080	2080 A1000118	2084 011C	2086 0510	2088 D/FC	208A 1144			2020 A100014B		2090 A10002F		20A0 4500010A3B	20A5 B13606	20AB A03804	20AB FD	ZUAC FU	2040 612200		20B3 91074A	20B6 B10A08	2089 B10A09 2086 EB		20BD 91010F	2000 65010040	2004 A40042	2007 /1FEOF	EUCH EVEL	

B-2

HSG_exection transferrent transferrent production of the productio	134       1134       123       134         137       150       ecc_int:       139         137       150       ecc_int:       140         140       50       ecc_int:       141         141       50       ecc_int:       143         143       60       50       144         144       000       90       90         145       et_on_times:       NX       144         145       et_on_times:       NOP       95         151       000       90       90       90         153       000       90       90       90         154       000       90       90       90       90         155       150       150       90       90       90         155       150       150       90       90       90         155       150       90       90       90       90       90         156       157       100       90       90       90       90       90       177       177       177       177       177       177       90       90       90       90       90       90       90	HSD EXECUTED INTERRUPT INTERPOLITION	rt1, #00000010B ; Set p1.1	P,TIMERI, NXT_ON_T P.ZERO t_off_times	T_DN_T, HSO_PER O_COMMAND, #00110110B , Set HSO for timer1, set pin 0,1 O_TIME, NXT_ON_T	O_COMMAND, #00100010B ; Set HSO for timeri, set pin 2 O_TIME, NXT_ON_T ST_LCAD, #00000111B ; Last loaded value was all ones	M_CONTROL, PWM_TIME_1 ; Now is as good a time as any ; to update the PWM reg	ST_LOAD, 0, check_done	T_DFF_O, NXT_ON_T, HSD_DN_O D_COMMAND, #00010000B / Set HSD for timer1, clear pin O D_TIME, NXT_DFF_O	T_DFF_1, NXT_DN_T, HSD_DN_1 0_COMMAND, #00010001B / Set HSD for timerl, clear pin 1 0_TIME, NXT_DFF_1	T_DFF_2, NXT_DN_T, HSD_DN_2 D_COMMAND, #00010010B     ; Set HSD for timerl, clear pin 2 D_TIME, NXT_OFF_2	ST_LCAD, #11111000B / Last loaded value was all Os rti, #11111101B / Clear P1.1
	22222222222222222222222222222222222222		HSO_exec_int: PUSHF ORB Port	SUB TMP. CMP TMP.	set_on_times: ADD NXT_( LDB HSO_ LDB HSO_ LD HSO_ NOP	LDB HSO	LDB PWM_( BR checl	set_off_times: JBC LAST	ADD NXT_C LDB HSO_C HSO_C	NOP ADD NXT_C LDB HSO_C HSO_C	NOP ADD NXT_C LDB HSO_C HSO_C	ANDB LAST check_done: ANDB Port

							270061–90
	11111111111111111111111111111111111111	et Pl.2	; Load low order result ; Load high order result ; DL= AD_NUM *2 tore result indexed by DX	ound up if needed rement if AH=OFFH	e and change to word eep AD_NUM between 0 and 3	; Start conversion on channel ; indicated by AD_NUM register lear P1.2	
	A TO D COMPLETE IN	rt1, #00000100B i Se	A D_RESULT_LD.#11000000B A D_RESULT_HI A D_NUM, AD_NUM D D_NUM A RESULT_TABLEEDX1 ; St	, #01000000B ; RC _rnd ; Bc ; #0FFH ; Don't incr _rnd	, AH , Align byte , ON_TIME(DX] NUM #03H , Ke		
POPF RET \$EJECT	1         1           1         1           1         1           1         1           1         1           1         1           1         1           1         1           1         1           1         1           1         1           1         1           1         1           1         1           1         1           1         1           1         1           1         1           1         1           1         1           1         1           1         1           1         1           1         1           1         1           1         1           1         1           1         1           1         1           1         1           1         1           1         1           1         1           1         1	ATOD_done_int: PUSHF ORB Po	ANDB AL LDB AH LDBB AH LDBZE DX ST AX	CMPB AL UNH no CMPB AH UE no INCB AH	no_rnd: LDB AL CLRB AH ST AX INCB AD ANDB AD	next: ADDB AD ANDB Pa POPF RET END	FOUND.
182 183 184 185 185	187 188 189	191	195 195 198 198	000 000 000 000 000 000 000 000 000 00	200 200 200 200 200 200 200 200 200 200	2115 2115 2116 2118 2118 2118 2119 221	NO ERROR(S)
2116 F0 2116 F0		211D 211D F2 211E 91040F	2121 51C0021C 2125 B0031D 2128 544441E 212C AC1E1E 212F C31E301C	2133 99401C 2136 D107 2138 99FF1D 2138 DF02 213B DF02 213D 171D	213F B01D1C 2142 111D 2144 C31E281C 2148 1744 2148 710344	214D 55084402 2151 71FBOF 2155 F0 2155 F0	SEMBLY COMPLETED,

#### Holds the output character+framing (start and stop bits) for transmit process. Holds the period of one bit in units of T1 ticks. This module provides a software implemented asynchronous serial port for the 8096. HSO.5 is used for transmit data. HSI.2 is used for receive data. Note: the choice of HSO.5 and HSI.2 is arbitrary). SOURCE STATEMENT \$TITLE('SWPORT.A96 : SOFTWARE IMPLEMENTED ASYNCHRONOUS SERIAL PORT') 270061-91 timerl, set, interrupt on 5 timerl, clr, interrupt on 5 software timer 0 Transition time of last $\mathsf{Txd}$ bit that was sent to the $\mathsf{CAM}$ indicates receive done indicates receive overflow receive in progress flag used to double buffer receive data used to deserialize receive records last receive sample time Used to save contents of iosl VARIABLES NEEDED BY THE SOFTWARE SERIAL PORT i Turn listing off for include file i End of include file . . . ; for test only TO THE HSO UNIT 0110101b 0010101b 0011000b .... .... ..... COMMANDS ISSUED dsw 1 dsw 1 dsb 1 \$INCLUDE(DEMO96.INC) \$nolist / Turn list пsр ក្រ មុខ ខេត្ត ខេត្ត space_command sample_command rseg ios1_save: rcve_state: rxrdy rxoverrun · ⊾Р тсve_buf: rcve_reg: sample_time: mark_command serial_out: baud_count: txd_time: SOURCE FILE: :F3:SWPORT. A96 OBJECT FILE: :F3:SWPORT.OBJ CONTROLS SPECIFIED IN INVOCATION COMMAND: NDSB \$eject тiр char: . SERIES-III MCS-96 MACRO ASSEMBLER, V1.0 .... .. .. LINE **i i** ERR LOC OBJECT 0035 0015 0018 0000 0001 0001 0002 0002 0003 0003 0000 9000 8000 000A 0000

### APPENDIX C SOFTWARE SERIAL PORT

-24	8			intel
				270061-92
	on reset, the program will initialize the In a simple test to excercize it.	t DOb <i>i</i> serial, swt,hso.hsi r routines. r routines. er is received the incrementing pattern er and proceeds from there. / Carriage return	i Pause on Carriage return i Char ready? i loop if not	
: 2080h	∵ts executing here serial port and r∪	sp,#0f0h #4B00 setup_serial_port int_mask,#0110110 af the serial_por acters are receive When a characte tet a character equ ODH	ax, char ax, char char, #CR nopause ax ause ax ause char char charial testiloop testiloop	
cseg at	reset_loc: ; The 8096 star ; the software	di ld push call call idb call ei test1: dble test i While no char i Serial output i Serial output t test1100p: test1100p:	table push call call call clr bne tast2: incb test2: call call call call tab be be be be be	
88 89	6 6 6 6 0 1 6 6	95 97 97 97 97 97 97 97 97 100 100 100 100 100 100 100 100 100 10		
		بد مر ۵	к « к « « « « « « « « « « « « « « « « «	
0	Q	30 FA 31 A1F00018 38 EF000018 38 EF0000 38 B16008 38 F1608 37 F1608 37 F1608 37 F1600 37 F10000 37 F10000	72 AGCOIC 75 EGIC 75 EF3LC 76 79 7000 77 0110 71 0710 71 0710 71 0710 71 0710 71 1700 72 1700 73 1700 74 787400 74 787400 75 2010 12 2000 12 2000 12 2000 12 2000 12 2000 12 2000 12 2000 12 1000 12 1000 10 1000 1000 1000 1000 1000 10000 10000 10000 10000 10000 10000 1000000	

	132			
0000	193	6as)		
0000	135	, setup_serial_f	oort.	
	136	, Called on su	Jstem reset to inti-	ate the software serial port.
0000 6622	138	dod	C X	the return address
0002 CC20	139	dod	×q	the baud rate (in decimal)
0004 A107001E	140	14	d x , #0007h	dx:ax:=500,000 (assumes 12 Mhz crustal)
0008 A120A11C	141	ld	ax,#0A120h	
000C BC201C	142	divu	a x, b x	calculate the baud count (500,000/baudrate)
000F C0081C R	143	st	ax, baud_count	
0012 C00600 R	144	st	0, serial_out	clear serial out
0015 B16016	145	1 d b	ioc1,#01100000b	Enable HSD. 5 and Txd
0018 3E15FD	146	bbs	ios0, 6, \$	Wait for room in the HSO CAM
	147			and issue a MARK command.
001B 44140A0A R	148	bbe	txd_time, timer1, 2	50
001F B13506	149	1 d b	hso_command,#mar!	command
0022 A00A04 R	150	1 d	hso_time, txd_time	
0025 1102 R	151	clrb	rcve_buf	clear out the receive variables
0027 1103 R	152	clrb	rcve_reg	
0029 1101 R	153	clrb	rcve_state	
002B EF4800	154	call	init_receive ;	setup to detect a start bit
002E E322	155	bг	[cx]	return
	156	\$eject		
	157			
0500	158	char_out:		
	159	, Output chara	acter to the softwar	e serial port
	160			
0030 6622	161	dod	, X C	the return address
0032 6620	162	dod	Dx	the character for output
0034 B10121	163	1 d b	(bx+1),#01h ;	add the start and stop bits
0037 642020	164	add	bx, bx	to the char and leave as 16 bit
003A	165	wait_for_xmit:		
R 003A 880006	166	dwo	serial_out, 0	wait for serial_out≈O (it will be cleared by
003D D7FB	167	bne	wait_for_xmit ;	the hso interrupt process)
003F C00620 R	168	st	bx, serial_out	put the formatted character in serial out
0042 E322	169	bт	Ecx]	return to caller
	170			
0044	171	csts:		
	172	; Returns "tru	ve" (ax⇔0) if char_	in has a character.
	173			
0044 011C	174	clr	a x	
0046 300102 R	175	bbc	rcve_state, 0, csts	exit
0049 071C	176	inc	×	
004B	177	csts_exit:		
004B F0	178	ret		
	179			
004C	180	char_in:		
				270061–93

|--|

			1 e										ctor														U=	
, clear bit 7.	; connect HSI.2 to detector	used to detect the leading edge	ated into the HSI strategy of an actu	; setup the interrupt vector					, wait for foum in now notaing fey ; send out sample command in 1/2	, bit time			i disconnect hsi.2 from change dete					the second of the second of the second s	used to deseriative the incommung da Ated into the software timer stateou				i secup vector				) Clear Dit U : All hite event rvrdu and overrun	
iosi_save,#not(BUN) flush_fifa	iac0, <b>#</b> 00010000b	Jpts from the HSI unit, bit	utine would be incorpore	2004h hsi_isr		ХE	al,hsi_status sample time,hsi time	al, 4, exit hsi	ax, baud count	ax,#1	sample_time.ax bro_rommand_#ramola_ror	sample_time.hso_time	iac0,#00000000b	×ē				151) 24:	rtuare timer interrupt. Time would be interrory	system.		200ah	software_timer_isr			ios1_save,ios1	losl_save,#not(Ulh) O srve state #Ofrb	process_data
ando br flush_fifo_done	1 Tet t	hsi_isr: Fields interruit of the START t	/ Note: this rou system.	cseg at dcw	c s s c	push	ldb ld	b b c	200	shr	add Ab (	sto	ldb 2t. b		popf	ret *+	the let t	software timer	, Fleids the sol	in an actual s		cseg at	đcw	(cse)	pushf	orb	dbre	bne
232 232 233	2362 2362 2362 2362	240 240 241 241	0 4 0 0 4 4 0 4 4 0 0 0 4 4 0 0 0 4 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	245 246	247 248	250 250	251 252	253	1 5 2 2 2 1 4	256	257 757	259	260	262 262	263	264 27 5	266 266	267	040 070	270	271	272	5/2 7/7	275	276	277	178 178	280
r				۲			œ		œ		č	£										e	r			æ	œ 0	<u>:</u>
27EF	B11015 F0			9100	Ĺ	C81C	B0061C A00404	341C15 261560	A00B1C	08011C	641C04 R11B04	C00404	B10015	CC1C	F3	FO							B600		F2	901600	71FE00	D70C

status, 5, start_ok t_receive	· · · · · · · · · · · · · · · · · · ·	tware timer exit	e state.#rip ; set receive in grooress flag	edule_sample	- 1		e_state, 7, check_stopbit	'ereg,#1	status, 5, datazero	e_reg,#80h ; set the new data bit		restate,#10h ; increment bit count	edule_sample		ctatue.5.♣ : DFRUG ANN V	e buf, revered	e state, #rxrdu	e_state,#03h / Clear all but ready and overrun bits	t_receive	tware_timer_exit		· · · · · · · · · · · · · · · · · · ·	0,//\$ i wait for holding regempty	Command.#sampleCommand ale time.tend rount	ple time, hso time	-								
bbc hsi call ini		241244 24.	start_ok: orb rcv	br sch		process_data:	bbs rcv	shrb rc/	bbc hsi	arb rcv	datazero:	addb rcv	br sch		LINELK_SCUPULC.	Idb rcv	orb rc.	andb rc.	call ini	br sof	•	schedule_sample:	501 500		st san		software_timer_exit	popf	ret			end	D,	
282		400	286 286	287	288	289	R 290	R 291	292	R 293	294	R 295	296	142	040	R 300	R 301	R 302	EOE	304	305	905	105	805 8	R 310	311	312	313	314	315	316	115	NO ERROR(S) FOUN	
00C3 350604 00C6 2FAE			00CA 910401	00CD 2021		OOCF	00CF 3F010E	00D2 180103	00 <b>D5</b> 350603	0008 918003	0008	00DB 751001	00DE 2010		OCEO 350AFD	00E3 B00302	00E6 910101	00E9 710301	00EC 2F88	00EE 200C				00F4 640804	00F9 C00404		OOFC	00FC F3	OOFD FO			OUFE	SSEMBLY COMPLETED,	



### APPENDIX D MOTOR CONTROL PROGRAM

																																														00	2/0001-38	
																								l=forward. O=reverse						COLLECT TRACE IF TR_COL=00																		
dsl 1	dsl 1	dsl 1	dsl 1	ds1 1	1 1 2 0	dsl 1	dsl 1			dsw 1	dsw 1	dsw 1	dsuu 1	dsw 1	dsw 1	dsw 1	dsw 1	1 wsb	dsw 1	1		1 1 1 1 1 1	1 0 5 0	dsb 1	dsb 1	dsb 1	dsb 1	dsb 1	dsb 1	DSB 1 ;	dsb 1					dsw 1	dsw 1	dsw 1	dsw 1	dsw 1	dsw 1	dsw 1	dsw 1					
tmr2_old:	position	des_pos	posterr	delta_p:	time	des_time:	time_err:		EJECT	last time err	last pos err:	pos delta:	time_delta:	last_pos	last1_time:	last2_time:	boost:	tmp1:	outptr	0++5et	nxt_pos:			direct	and dir	hsi so	last stat:	PWM_PWT	ios1_bak:	TR_COL:	main_dly:					brk pnt		HSDO_dly:	swt1_dly:	swt2_dly:	min hsi:	min_hsil:	max_hsil:			seg at loun		
86	87	88	89	90	16	92	69	94	95 95	47	98	66	100	101	102	103	104	105	106	101	801	401	111	112	011	114	115	116	117	118	119		121	101	124	125	126	127	128	129	130	131	132	133	401	0 (51		
0020	0030	0034	0038	003C	0040	0044	0048			004C	004E	0050	0052	0054	0056	0058	ACUU ACUU	2000	0005	0060	0.062	0064	0000	0068	0069	006A	006B	0060	006D	004E	006F	0100		0074	0076	0078	007A	0070	007E	0080	0082	0084	0086			0100		

																																		270061-99	
		nodel 1 mude2 1 ar 0 0 1 1	o I I mer 2 routine enter/leave	im toggle	vu toggle mer 0 routine enter∕leave	er/leave	met 1 routine enter/leave	tion (o-reverse, i+rorwaru) )≠rev, i=fwd																			. whit shout 3 caronde for motor	to come to a stop	; wait 0.512 milliseconds						
	FLAG USAGE	made0 0 m	e software ti	B Main progra	) HSI overflo Software ti	hsi_intent	software ti	direction 0			r_ovf_int	l_done_int data int	execint	0 int	tmr_int	port_int	rnal_int						н	#OFOH	control,#OFFH	4			act, s	l, zero	ĥe		E1, #0FFH	52, #0f fH	
а 5 а 5 а 5 а 5 а 5 а 5 а 5 а 5 а 5 а 5	PORT	P1.0		E I I	4 n	P1.6	P1 7			2000	time	atod	, se	1 5 4	soft	5 e r _	exte						2080	# ' d S	E M d	-		t an 1	dire	t mp 1	dela	•	port	port	
е. С. с. с. С. с. с.	#NId	20	ม <b>4</b>	25	26 37	38	6E	4 4 0 10		at	d c tu	330		que e	9 U U	dow	dcw		ine_int:	nt:			at	1d	ldb				dinz	d E U	Jg t	:	ldb	ldb	
mode_vi count_c err_vié \$e.ect										cseg									atod_do	-0-154	ser_por		ɓaso	init:				nelah							
400 132 132 141 141 141 141	140 140 140 140	1 4 1 7 4 1 7 9 1	147 148	149	150	152	153	155	156	157	158	159	161	162	163	164	165	166	167	168	1 20	171	172	5/1 4/1	175	176	//1	8/1	180	181	182	183	184	185	
																												J							
0100 0102 0104										2000	2000 0022	2002 1020	2004 B022	2008 1020	200A 2022	200C 1020	200E 1020		2010	2010	2010	0103	2080	2080 A1F0001	2084 B1FF17		208/ 1168	2084 A1/01/3	208F F068FD	2092 880050	2095 D2F6		2097 B1FF0F	209A BIFFIO	

Cold of trees         Constrained biology         Constrained biology         Constrained biology         Constrained biology         Constrained biology           Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constrained Constratent Constratent Constrained Constrained Constrained Constrained	209D B12516	186 187 188	ldb	IOC1,#00100101B / Disable HSD	4, HSO. 5, HSI_INT=first, 'XD, TIMERI_OVRFLOW_INT
Zoho B 11990     190     101     191     100.00101101     101.0010110     101.0010110     101.001011       Zoho B 1171     192     101     100.00101101     101.00101101     101.001011     101.001011       Zoho B 1171     101     101.001     101.00101101     101.00101101     101.001011     101.00101       Zoho B 1000     101     101.001     101.0010     101.0010     101.0010     101.0010       Zoho B 1000     101     101.0010     101.0010     101.0010     101.0010     101.0010       Zoho B 1000     101.0010     101.0010     101.0010     101.0010     101.0010     101.0000       Zoho B 1000     101.0010     101.0010     101.0010     101.0010     101.0010     101.0010       Zoho B 1000     101.0010     101.0010     101.0010     101.0010     101.0010     101.0010       Zoho B 1000     101.0010     101.0010     101.0010     101.0010     101.0010     101.0010       Zoho B 1000     101.0010     101.0010     101.0010     101.0010     101.0010     101.0010       Zoho B 1000     101.0010     101.0010     101.0010     101.0010     101.0010     101.0010       Zoho B 1000     101.0010     101.0010     101.0010     101.0010     101.0010	20A0 71FCOF	189	andb	Port1,#1111100B i clea	ar P1 O.1 (set mode O)
2004 013715       191       143       1006.00010118       7.2       CLEAR LINE         2007 01001       10       10       10       10       CLEAR LINE         2007 0101       10       10       10       10       10       10         2006 0101       10       11       100       10       10       10       10         2006 0101       10       11       100       11       100       10       10       10         2006 0101       10       11       100       11       100       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10       10 </td <td>20A3 B19903</td> <td>190</td> <td>1 d b</td> <td>HSI_mode, #100110019 ; set</td> <td>hsi.1.3</td>	20A3 B19903	190	1 d b	HSI_mode, #100110019 ; set	hsi.1.3
172     • 72     CCGMAFTICUL, TEREFICIARET       173     • 1000       174     • 1000       175     • 1000       175     • 1000       175     • 1000       175     • 1000       175     • 1000       175     • 1000       175     • 1000       175     • 1000       175     • 1000       175     • 1000       175     • 1000       175     • 1000       175     • 1000       175     • 1000       175     • 1000       175     • 1000       175     • 1000       175     • 1000       175     • 1000       175     • 1000       175     • 1000       175     • 1000       175     • 1000       175     • 1000       175     • 1000       175     • 1000       175     • 1000       175     • 1000       175     • 1000       175     • 1000       175     • 1000       175     • 1000       175     • 1000       175     • 1000       175     • 1000       175 <td< td=""><td>20A6 B15715</td><td>191</td><td>1 d b</td><td>IOCO, #01010111B / Enab</td><td>ile all hsi</td></td<>	20A6 B15715	191	1 d b	IOCO, #01010111B / Enab	ile all hsi
173         4.001         173         4.001         174         4.001         174         4.001         174         4.001         174         4.001         174         4.001         175         4.001         175         4.001         175         4.001         175         4.001         175         4.001         175         4.001         175         4.001         175         4.001         175         4.001         175         4.001         175         4.001         175         4.001         175         4.001         175         4.001         175         4.001         175         4.001         175         4.001         175         4.001         175         4.001         175         4.001         175         4.001         175         4.001         175         4.001         175         4.001         175         4.001         175         4.001         175         175         175         175         175         175         175         175         175         175         175         175         175         175         175         175         175         175         175         175         175         175         175         175         175         175         175         175<		192		i T2 CI	CLOCK=T2CLK, T2RST=T2RST
3700     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100     100 </td <td></td> <td>172, c# 671</td> <td></td> <td>i Clea</td> <td>ar timer2</td>		172, c# 671		i Clea	ar timer2
3004 30000     176     117     116     110     110       3016 312     200     117     110     110     110       3018 312     200     117     110     110     110       3018 312     200     117     110     110     110       3018 312     200     117     1100     110     110       3018 313     200     117     1100     110     110       3018 313     200     117     1100     111     111       3018 313     200     111     110     111     111       3018 313     200     111     111     111     111       3018 313     200     111     111     111     111       3018 313     200     111     111     111     111       3018 313     200     111     111     111     111       3018 310     111     111     111     111     111       3018 310     111     111     111     111     111       3018 310     111     111     111     111     111       3018 310     111     111     111     111     111       3018 316     111     111     111 <td< td=""><td></td><td>195 74 75</td><td></td><td></td><td></td></td<>		195 74 75			
2006     197     C11     time:2       2006     0124     110     110       2006     0125     110     110       2006     0124     110     110       2006     0124     110     111       2006     0124     111     111       2006     0124     111     111       2006     0124     111     111       2006     0124     111     111       2006     0124     111     111       2006     0124     111     111       2006     0124     111     111       2006     0124     111     111       2006     0124     111     111       2006     0124     111     111       2006     0124     111     111       2007     0124     111     111       2006     111     111     111       2006     111     111     111       2007     111     111     111       2006     111     111     111       2007     111     111     111       2006     111     111     111       2006     1111     111     111	20 <b>4</b> 9 A00400	196	1 d	zero, hsi time	
2000     0.142     199     C11     timer -2       2001     0.11     timer -2     1       2001     0.11     0.01     0.11       2001     0.11     0.01     0.11       2001     0.11     0.01     0.11       2001     0.11     0.01     0.11       2001     0.11     0.01     0.11       2001     0.11     0.01     0.11       2001     0.11     0.01     0.11       2001     0.11     0.01     0.11       2001     0.11     0.01     0.11       2002     0.00     0.11     0.01       2003     0.01     0.11     0.01       2004     0.01     0.11     0.01       2005     0.01     0.11     0.01       2005     0.01     0.11     0.01       2005     0.01     0.11     0.01       2005     0.01     0.01     0.01       2005     0.01     0.01     0.01       2005     0.01     0.01     0.01       2005     0.01     0.01     0.01       2005     0.01     0.01     0.01       2005     0.01     0.01     0.01       2005 </td <td>20AC 0140</td> <td>197</td> <td>clr</td> <td>tıme</td> <td></td>	20AC 0140	197	clr	tıme	
2000 0120 119 011 0110 1190 011 0110 1100 0120 012	20AE 0142	198	clr	t1me+2	
2005 0124 000 112 0100722 2005 0132 020 011 010072 2006 0133 020 011 010072 2006 0134 020 011 0005 2006 0134 020 011 0005 2006 0134 020 011 0005 2006 0134 020 011 011 0005 2006 0134 020 011 011 0005 2007 0130 011 011 011 011 2007 0130 011 011 011 011 2007 0130 011 011 011 011 2007 0130 011 011 011 011 011 2007 0130 011 011 011 011 011 2007 0130 011 011 011 011 011 011 011 2007 0130 011 011 011 011 011 011 011 2008 01100 011 010 011 010 011 010 011 2008 01100 011 010 011 010 011 010 011 2008 01100 010 010 01 01 01 011 011 011 0	2080 0128	199	clr	timer_2	
2009       0.01       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0       0.0 <td< td=""><td>20182 012A</td><td>200</td><td>0 ] r</td><td>timer_2+2</td><td></td></td<>	20182 012A	200	0 ] r	timer_2+2	
000     0113     000     011     000     011       000     013     000     011     000     011       000     014     000     011     000     011       000     014     000     011     000     011       000     011     000     011     000     011       000     011     000     011     000     011       000     011     000     011     000     011       000     011     011     000     011     000       000     011     011     011     011     011       000     011     011     011     011     011       000     011     011     011     011     011       000     011     011     011     011     011       000     011     011     011     011     011       000     011     011     011     011     011       000     011     011     011     011     011       000     011     011     011     011     011       000     011     011     011     011     011       000     011     011 </td <td>2084 0130</td> <td>201 202</td> <td></td> <td>position position-20</td> <td></td>	2084 0130	201 202		position position-20	
2000     0133     203     011     012     003     011       2000     014     004     011     012     011     012       2000     014     004     011     012     011     011       2000     014     011     011     011     011     011       2000     014     011     011     011     011     011       2001     011     011     011     011     011     011       2001     011     011     011     011     011     011       2001     111     011     011     011     011     011       2001     111     011     011     011     011     011       2001     111     011     011     011     011     011       2001     113     011     011     011     011     011       2001     113     011     011     011     011     011       2001     113     011     011     011     011     011       2001     113     011     011     011     011     011       2001     113     011     011     011     011     011       200	20RA 0154	202		last nos	
0000       0134       205       011       665_Totart2         0000       0144       205       011       665_Totart2         0000       0144       205       011       1457_Totart1         0000       0144       206       111       1457_Totart1         0000       1110       111       1457_Totart1       1457_Totart1         0000       1110       111       111_Ford1       111_Ford1         0000       1110       111       111_Ford1       111_Ford1         0000       1110       111_Ford1       111_Ford1       111_Ford1         0000       11110       111_Ford1	20BA 0134	204	c lr	des pos	
2006       C1r       des_time       2005       C1r       des_time         2005       111       2015       111       2014       2015         2005       110       2115       111       1115       1115         2005       110       1115       1112       1115       1115         2005       110       1115       1111       1115       1115         2005       1110       1115       1111       1115       1115         2005       1110       1115       1111       1115       1115         2005       A115000H       211       111       1115       1115         2005       A115000H       211       111       1115       111         2005       A115000H       211       111       1115       111         2005       A115000H       212       111       111       111       111         2005       A115000H       213       111       111       111       111       111       111       111       111       111       111       111       111       111       111       111       111       111       111       111       111       111       1	20BC 0136	205	clr	des_pos+2	
207       11       dist_itmerti         2055       101       dist_itmerti         2055       100       101       dist_itmerti         2055       110       101       bit       dist_itmerti         2055       115       101       dist_itmerti       dist_itmerti         2005       115       dist_itmerti       dist_itmerti       dist_itmer	20BE 0144	206	clr	des_time	
2002       3000355       209       10       1342_time.Time.Time.Time.T         2002       1100       1342_time.Time.Time.Time.T00H         2002       1100       110_tornal       111_tornal         2002       1100       110_tornal       111_tornal         2003       110       111_tornal       111_tornal         2004       1100       111_tornal       111_tornal         2005       110       111_tornal       111_tornal         2005       110       111_tornal       111_tornal         2005       1100       111_tornal       111_tornal         2005       1100       111_tornal       111_tornal         2005       110       111_tornal       111_tornal         2005       110       111_tornal       111_tornal         2005       110       111_tornal       111_tornal         2005       110007b       222       110       110_tornal         2005       110007b       223       110       110_tornal         2005       110007b       223       110       110_tornal         2005       110007b       223       110       110_tornal         2005       1100000000000000000000000000000	2000 0146	207	clr	des_time+2	
2005       500       500       114:1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.	20C2 A00A56	208	ld	last1_time,Timer1	
2005 1150       210       0101 bits, MFOH         2005 A11500       211       0101 bits, MFOH         2005 A1150015E       212       114       0101 bits, MFOH         2005 A1150015E       213       114       0101 bits, MFOH         2005 A1150015E       213       114       0101 bits, MFOH         2005 A1150015E       213       114       Mini Mani hist         2005 A11500712       213       114       Mani hist       Mani hist         2005 A1150070       219       114       Mani hist       Mani hist         2005 A1150070       2219       104       Mani hist       Mai hist	2005 4900085658	209	sub	last2_time,last1_time,#BOOH	
2000 A115009       211       017.ptr.#figH         2000 A150084       213       010.ptr.#figH         2000 A150080       213       011.ptr.#figH         2000 A150080       213       041.ptr.#figH         2000 A150080       213       041.ptr.#figH         2000 A150080       213       041.ptr.#figH         2000 A150080       213       041.ptr.#figH         2000 A15007       223       10       ptr.pt.#figH         2000 A15007       223       10       ptr.#figH         2000 A15007       223       10       ptr.#figH         2001 A15007       223 <td>20CA 116D</td> <td>210</td> <td>0170</td> <td>los1 bak</td> <td></td>	20CA 116D	210	0170	los1 bak	
2005 A170015E       212       10       0012 PTY #TY = TY         2005 A1150084       213       14       min_hsii, #min_hsii.         2005 A1150084       213       14       min_hsii, #min_hsii.         2005 A1150084       213       14       min_hsii, #min_hsii.         2005 A1150084       213       14       HSD_diy_Period         2005 A1150075       217       14       HSD_diy_Period         2005 A1150070       219       14       HSD_diy_Period         2005 A1150070       219       14       HSD_diy_Period         2005 A1150071       219       14       HSD_diy_Period         2005 A1150073       220       14       max_power_hast_power         2016 A1100074       222       14       power_hast_power         2016 A1100074       222       14       power_hast_power         2016 A1100075       222       14       power_hast_power         2016 A1100075       222       14       power_hast_power         2016 A1	2000 1109			int_pending	
Z006 A1500062 Z13 10 mn_hs1.r Z006 A150066 Z13 11 mar.hs1.r Z006 A150066 Z13 11 mar.hs1.r Z006 A150076 Z13 11 mar.hs1.r Z006 A150076 Z13 11 mar.hs1.r Z006 A150076 Z13 11 mar.hs1.r Z006 A150076 Z13 11 mar.hs1.r Z016 A150070 Z19 10 mar.hs1.e Z016 A150071 Z20 11 mar.hs1.r Z016 A150071 Z20 11 mar.hs1.r Z016 A150073 Z20 11 mar.hs1.r Z016 A150074 Z22 11 mar.hs1.r Z016 B12008 Z23 11 mar.hs1.r Z017 B12004 Z23 11 mar.hs1.r Z018 B13006 Z23 11 mar.hs1.r Z018 B1306 Z23 220 220 220 220 220 220 220 220 220 2	20CE A1F0015E	212		out_ptr.#1FOH	
2006 AliFroord       213       00       Mail Silf       Mail Silf         2006 AliFroord       213       14       Mail Silf       Mail Silf         2006 AliFroord       213       14       HSUC_dly, #HSUC_dly_metiod         2006 AliFroord       213       14       HSUC_dly_metic_dly_metiod         2006 AliFroord       219       14       HSUC_dly_meticd         2006 AliFroord       219       14       HSUC_dly_meticd         2006 AliFroord       220       14       HSUC_dly_meticd         2006 AliFroord       221       14       HSUC_dly_meticd         2016 AliFroord       222       14       HSUC_dly_meticd         2016 AliBoord       223       14       HSUC_dly_meticd         2017 AliBoord       223       14       HSULMET       HSULMET         2016 Bloord       222       14       HSULMET       HSULMET         2016 Bloord       223       14       HSULMET       HSULMET         2010 Bloord       223       1	20D2 A13COOB2			MIN_NSI/#MIN_NSI_T	
200E       A1650705       210       Handling	2006 AI1E0084	1		9 T 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
ZOEZ ATFA007C       ZIT       III       Sut2_diy_#sut2_diy_period         ZOEE ATFA0080       ZIB       III       Sut2_diy_#sut2_diy_period         ZOEE ATFA0070       ZIB       III       Sut2_diy_m(sut2_diy_period)         ZOEE ATFA0070       ZIB       III       Sut2_diy_m(sut2_diy_period)         ZOEE ATFA0070       ZIB       III       Sut2_diy_m(sut2_diy_period)         ZOEE ATFA0071       ZZI       III       Max_brit       Max_bound         ZOFE ATB0074       ZZI       III       Max_bound       Max_bound         ZOFE ATB0075       ZZ2       III       Max_position_put       Max_bound         ZOFE ATB0075       ZZ2       III       Max_position_put       Max_position_put         ZOFE ATB0076       ZZ2       III       May_position_put       Max_position_put         ZOFE ATB008       ZZ2       III       May	ZUDA A1670086	210		HEAD AIL HUGDO AIL SOULOA	
2056       ATFROOM       219       14       sufdiy_fisutdiy_period         2056       ATFROOM       219       14       sufdiy_fisutdiy_period         2056       ATFROOM       219       14       max_pur.#max_power         2056       ATFROOM       219       14       max_pur.#max_power         2056       ATBROOM       222       14       brk_pnt.#brake_pnt         2056       ATBROOM       223       14       brk_pnt.#brake_pnt         2105       BTOOMC       222       14       put_put.reto         2105       BTOOMC       222       14b       pum_out.reto         2106       BTOOMG       222       14b       pum_out.reto         2106       BTOOMG       222       14b       pum_out.#TON         2106       BTOOMG       222       14b       pum_out.#TON         2106       BTOOMG       222       14b       pum_out.#TON         2106       BTOOMG <td< td=""><td>ZUVE AISEUUIC</td><td>217</td><td>5</td><td>enti din #enti din period</td><td></td></td<>	ZUVE AISEUUIC	217	5	enti din #enti din period	
2056       AiFF0070       219       1d       max_power         2005       AiFF0072       220       1d       max_power         2005       AiFF0072       220       1d       max_power         2005       AiF00074       222       1d       brk_pnt.#brake_pnt         2005       Ai64007A       222       1d       brk_pnt.#brake_pnt         2005       Ai64007A       223       1d       brk_pnt.#brake_pnt         2015       Ai00076       223       1d       brk_pnt.#velocity_pnt         2105       Ai00076       225       1d       pum_pur.rero         2106       Bi006C       226       1db       pum_pur.rero         2106       Bi006C       227       1db       pum_dir.#01h       FDRWARD         2106       Bi006C       228       1db       pum_dir.#01h       FDRWARD         2106       Bi006C       229       1db       pum_dir.#01h       set HSD_0         2107       Bi3006       233       1db       pum_er.timert.HSD_0       set HSD_0         2116       FD       233       NOP       set HSD_0       set HSD_0         2111       FD       233       NOP       set sut_1	POFA AIFAODRO	218	ld	swt2 dlu #(swt2 dlu period)	
20EE AIFF0072       220       1d       max_brik, #max_brake         20FA AI800074       221       1d       brk, pnt, #brake_mum_bold         20FA AI80074       222       1d       brk, pnt, #brake_mum_bold         20FA AI80074       222       1d       brk, pnt, #brake_mum_bold         20FA AI80074       222       1d       brk, pnt, #brake_mum_but         20FA AI80074       223       1d       brk, position_pnt         20FA AI80074       223       1d       brk, position_pnt         20FA AI80074       223       1d       vel_pnt, #velocity_pnt         2102 AI002562       225       1db       pum_dir, #OIN         2105 BI00055       223       1db       pum_dir, #OIN       if Presson         2105 BI0005       223       1db       pum_dir, #OIN       if Presson         2105 BI1006       223       1db       int_mask, #OOI0101B       if Enable tmr_ovf, hsi, sut, HSD, interrupts         2105 BI13006       231       add       hso_time, timerl, HSD_O       of         2115 ATCOM04       233       NOP       set HSD_O       of         2116 B13706       233       NOP       set sut_1       if         2118 ATFCOM04       235       add       h	20EA A1FF0070	219	1d	max pur, #max power	
20F2 A1800074       221       1d       max.hold.#maximum.hold         20F5 A180007B       222       1d       brk.pnt. #brstion.pt         20F5 A164007A       223       1d       pss.piton.pt         20F5 A164007A       223       1d       pss.piton.pt         20F6 A164007A       223       1d       pss.piton.pt         20F6 A164007A       223       1d       pss.piton.pt         2100 B10054c2       225       1d       pum_pur.sero         2100 B10169       227       1db       pum_pur.sero         2100 B10169       228       1db       pum_dir.#01h       j FDRWARD         2100 B10169       228       1db       pum_dir.#01h       j FDRWARD         2100 B11069       228       1db       pum_dir.#01h       j FDRWARD         2100 B11069       229       1db       pum_dir.#01h       j FDRWARD         2110 B13006       231       1db       pum_dir.#30H       j set HSD_O         2111 447C0A04       233       1db       hso_command.#39H       j set HSD_O         2111 FD       233       NDP       set sut_1       j set sut_1         2111 FD       233       NDP       set sut_1       j set sut_1 <t< td=""><td>20EE A1FF0072</td><td>220</td><td>1d</td><td>max brk.#max brake</td><td></td></t<>	20EE A1FF0072	220	1d	max brk.#max brake	
2076 A1B0047B       222       1d       brk_pnt, #brake_pnt         2076 A116007A       223       1d       pos_pnt, #brake_pnt         2016 A116007A       223       1d       pos_pnt, #brake_pnt         2016 B10065C       225       1d       pum_put, zero       i         2106 B10065C       225       1db       pum_dir, #01h       i       i         2106 B10065C       225       1db       pum_dir, #01h       i       i       i         2106 B10065C       225       1db       pum_dir, #01h       i       i       i       i         2106 B10169       227       1db       pum_dir, #01h       i       i       i       i       i         2106 B13006       229       1db       int_mask, #0010101B       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i	20F2 A1800074	221	14	max_hold,#maximum_hold	
20FA A164007A       223       1d       pos_pnt:#position_pnt         210E A100076       224       1d       vel_pnt:#velocity_pnt         2102 B100076       224       1d       vel_pnt:#velocity_pnt         2102 B100076       224       1d       pum_pur:zero         2100 B10167       225       1db       pum_dir.#volocity_pnt         2102 B10167       225       1db       pum_dir.#01h       i         2103 B10167       227       1db       pum_dir.#01h       i       FDRWARD         2106 B12D0B       227       1db       pum_dir.#01h       i       FDBMARD         2106 B12D0B       229       1db       int_mask.#0010101B       i       FDMARD         2105 B13006       231       dd       hso_conmand.#30H       is set HSD_O         2115 B13706       231       add       hso_time.time.time.time.time.time.time.time.	20F6 A1B0047B	222	ld	brk_pnt,#brake_pnt	
200F A1100076       224       1d       vel_prr.wetocrty_prt         2105 B1005942       225       1d       num_pur.zero         2106 B1005942       225       1d       pum_pur.zero         2106 B1005942       225       1d       pum_pur.zero         2106 B100542       225       1db       pum_pur.zero         2106 B100542       225       1db       pum_pur.zero         2106 B100542       227       1db       pum_pur.zero         2106 B100542       228       1db       pum_pur.zero         2106 B10065       229       1db       int_mask.#0010101B       i FDRWARD         2107 B12008       229       1db       int_mask.#0010101B       i Enable tmr_ovf. hsi.sut. HSD.interrupts         2105 B13006       230       1db       hso_command.#30H       i set HSD_O         2115 A47C0M04       231       add       hso_command.#37H       i set sut_1         2116 B13906       233       NOP       set sut_1       iset sut_1         2118 A47F0A04       235       add       hso_command.#37H       i set sut_1         2118 447F0A04       235       add       hso_time.timerl.sut1_dly       270061-A0	20FA A164007A	223	14	pos_pnt,#position_pnt	
2102 A1002*62 225 10 pum_pur.zero 2105 B10067 227 1db pum_dir.#Olh ; FDRWARD 2107 B12068 229 1db int_mask.#001011018 ; Enable tmr_ovf. hsi. sut. HSD.interrupts 2107 B13006 230 1db hso_command.#30H ; set HSD_O 2112 447C0A04 231 add hso_time.timeri.HSDO_dly 2117 FD 233 NOP 2117 FD 233 NOP 2118 B13906 234 1db hso_command.#39H ; set sut_l 2118 447E0A04 235 add hso_time.timeri.sut1_dly 270061-A0	20FE A11000/6	1 U		vel_pnt,#velocity_pnt	
2109       10169       222       1db       pum_dir.#01h       j FDRWARD         2109       210169       228       1db       pum_dir.#01h       j FDRWARD         2105       21208       229       1db       int_mask.#001011018       j FENALE tmr_ovf. hsi. sut. HSD.interrupts         2106       813006       230       1db       hso_command.#30H       j set HSD_O         2112       4470044       231       add       hso_time.timeri.HSDO_dly         2115       FD       232       nop       iso_time.timeri.HSDO_dly         2116       FD       232       NOP       set HSD_O         2116       232       add       hso_time.timeri.HSDO_dly       set HSD_O         2116       FD       233       NOP       set tmr_ovf.       set HSD_O         2116       FD       233       NOP       set tmr.i.HSD_i       set HSD_O         2118       B13906       234       ldb       hso_time.timeri.sut1_dly       set sut_1         2118       447E0A04       235       add       hso_time.timeri.sut1_dly       270061-A0	2104 B00046	200	0 T	ntt_pust#pus_capie	
2105 B12D0B 229 1db int_mask,#0010101B ; Enable tmr_ovf. hsi. swt. HSD.interrupts 2105 B13006 230 1db hso_command.#30H ; set HSD_O 2115 B13006 231 add hso_time.timeri.HSDO_dly 2116 FD 232 nop 2117 FD 233 NOP 2117 FD 233 NOP 2118 B13906 234 1db hso_time.timeri.swt1_dly 2118 447E0A04 235 add hso_time.timeri.swt1_dly 2118 447E0A04 235 add hso_time.timeri.swt1_dly	2109 B10169	227		Dum dir.#01h : FORU	ARD.
210C       B12D0B       229       1db       int_mask,#00101101B       i Enable tmr_ovf. hsi. swt. HSD.interrupts         210F       B13006       230       1db       hso_command.#30H       i set HSD_O         210F       B13006       231       add       hso_command.#30H       i set HSD_O         2115       FD       233       nop       set HSD_O       14         2116       FD       233       nop       set timer1.HSDO_dly       i set swt_l         2117       FD       233       NDP       hso_command.#39H       i set swt_l       i set swt_l         2118       813906       233       NDP       hso_command.#39H       i set swt_l       i set swt_l         2118       447E0A04       235       add       hso_timerti.swtl_dly       i set swt_l       i set swt_l		228	,		
210F B13006       230       1db       hso_command.#30H       ; set HSO_O         2112 447C0A04       231       add       hso_timeri.HSOO_dly         2115 FD       233       nop       233         2117 FD       233       NOP       set swt_l         2118 B13906       234       1db       hso_command.#37H       ; set swt_l         2118 B13906       234       1db       hso_command.#37H       ; set swt_l         2118 B13906       233       NOP       set swt_l       270061-AO	210C B12D0B	229	ldb	int_mask,#00101101B ; Enab;	le tmr_ovf, hsi, swt, HSO,interrupts
2112 447COA04 231 add hso_time,timer1,HSDO_dly 2116 FD 232 nop 2117 FD 233 NDP 2118 B13906 234 1db hso_command,#39H , set swt_1 2118 B13906 234 1db hso_time,timer1,swt1_dly 2118 447EOA04 235 add hso_time,timer1,swt1_dly	210F B13006	530	ldb	hso_command,#30H ; set }	U DEN
2116 FD 232 nop 2117 FD 233 NOP 2118 B13906 234 1db hso_command.#39H ; set swt_l 2118 B47E0A04 235 add hso_time.timerl.swtl_dly 2118 447E0A04 235 add hso_time.timerl.swtl_dly	2112 447C0A04	231	add	hso_time, timer1, HSOO_d1y	
2117 FD 233 NOP 2118 B13906 234 ldb hso_command,#39H ; set swt_l 2118 447E0A04 235 add hso_timeri/swtl_dly 2118 447E0A04 235 add hso_timeri/swtl_dly	2116 FD	232	nop		
2118 B13906 234 ldb hso_command.#39H / set swt_l 2118 447E0A04 235 add hso_time,timer1,swtl_dly 270061-A0	2117 FD	233	NOP		
211B 447E0A04 235 add hso_timerijswti_dly 270061-A0	2118 B13906	465	ldb	hso_command, #39H set	swt1
270061-A0	211B 447E0A04	235	ppe	hso_time, timer1, swt1_d1y	
					270061-A0

																																										0				
	; set sut_2	dly											UPT SERVICE									ne		/ clear bit 5		•	r interrupt routine				COULCE DOUT TWE											; Clear bit O - end swt				· CIERL DIC I
	hso_command,#3AH	hso_time.timerl.swt2_0		time.TIMER1	tmr2_old, timer2								LIMER INTERRU			T 2200H					ios1_bak,IOS1	ios1_bak, 5, tmr_int_dor	time+2	ios1_bak,#11011111B			; End of timer				OCTUADE TIMED INTERVICE			T 2220H					ios1_bak,IOS1		tos1_bak,0,chk_swt1	1051_bak,#11111110B	swt0_expired		iosi_bak,1,chk_swt2 iosi_bak,4,iiiioiD	ALVILLE AND AND ALVILLE AND
dou	1 d b	ppe		1d	1 d	eı	ļ		\$erect							CSEG A		timer_ovf_int	pushf		orb	chk_t1: Jbc	inc	dbne	tmr_int_done	popf	ret					0		CSEC A			soft_tmr_int:	pushf	orb	chk_swt0:	Jþc	andb	call	chk_swt1:	Jbc	anne
9 1 C C	238	239	240	241		רי קינ י	4 U	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 4 C	840	249	092	251	252	253	254	255	256	257	258	259	260	261	262	263	264	265	266	107 070	201 1	2020		1/3	E13	274	275	276	277	278	279	280	281	282	583	1907 1907	C B 7
211F FD 2120 FD	2121 B13A06	2124 44800A04		2128 A00A40	212B A00C2C	2126 FB										2200		2200	2200 F2		2201 90166D	2204 356D05	2207 0742	2209 71DF6D	220C	220C F3	220D F0							2220			2220	2220 F2	2221 90166D	2224	2224 306D03	2227 71FE6D		222A	222A 316D06	222D /1FD6D

2010         2010         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011         2011 <th< th=""><th>2233 326006 289 289 289 2233 326006 289 289 289 2233 526006 289 289 289 2233 516 60 2233 516 2234 51 5235 516 2234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 51 5234 51 51 5234 51 51 5234 51 51 5234 51 51 5234 51 51 5234 51 51 5234 51 51 51 5234 51 51 51 51 51 51 51 51 51 51 51 51 51</th><th>chk_swt2 chk_swt2 chk_swt2 swt1 bc swt_int_done: fect repf repf ret construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction co</th><th><pre>ios1_bak.2.chk_swt3 ios1_bak.#11111011B swt2_expired ios1_bak.4.swt_int_done ios1_bak.#11110111B swt3_expired swt3_expired ios1_bak.#1110111B swt3_expired ios1_bak.#1110111B swt3_expired ios1_bak.#110111B swt3_expired ios1_bak.#110111B swt3_expired ios1_bak.#110111B swt3_expired ios1_bak.#110111B swt3_expired ios1_bak.#110111B swt3_expired ios1_bak.#110111B swt3_expired ios1_bak.#110111B swt3_expired ios1_bak.#110111B swt3_expired ios1_bak.#110111B swt3_expired ios1_bak.#1110111B swt3_expired ios1_bak.#1110111B swt3_expired ios1_bak.#1110111B swt3_expired ios1_bak.#1110111B swt3_expired ios1_bak.#1110111B swt3_expired ios1_bak.#1110111B swt3_expired ios1_bak.#1110111B swt3_expired ios1_bak.#1110111B swt3_expired ios1_bak.#1110111B swt3_expired ios1_bak.#1110111B swt3_expired ios1_bak.#1100111B swt3_expired ios1_bak.#110111B swt3_expired ios1_bak.#110111B swt3_expired ios1_bak.#1001010100000000000000000000000000000</pre></th><th>Clear bit 2 Clear bit 3 NTERRUPT ROUTINE UTINE 0 UTINE 0</th></th<>	2233 326006 289 289 289 2233 326006 289 289 289 2233 526006 289 289 289 2233 516 60 2233 516 2234 51 5235 516 2234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 5234 51 51 5234 51 51 5234 51 51 5234 51 51 5234 51 51 5234 51 51 5234 51 51 5234 51 51 51 5234 51 51 51 51 51 51 51 51 51 51 51 51 51	chk_swt2 chk_swt2 chk_swt2 swt1 bc swt_int_done: fect repf repf ret construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction co	<pre>ios1_bak.2.chk_swt3 ios1_bak.#11111011B swt2_expired ios1_bak.4.swt_int_done ios1_bak.#11110111B swt3_expired swt3_expired ios1_bak.#1110111B swt3_expired ios1_bak.#1110111B swt3_expired ios1_bak.#110111B swt3_expired ios1_bak.#110111B swt3_expired ios1_bak.#110111B swt3_expired ios1_bak.#110111B swt3_expired ios1_bak.#110111B swt3_expired ios1_bak.#110111B swt3_expired ios1_bak.#110111B swt3_expired ios1_bak.#110111B swt3_expired ios1_bak.#110111B swt3_expired ios1_bak.#1110111B swt3_expired ios1_bak.#1110111B swt3_expired ios1_bak.#1110111B swt3_expired ios1_bak.#1110111B swt3_expired ios1_bak.#1110111B swt3_expired ios1_bak.#1110111B swt3_expired ios1_bak.#1110111B swt3_expired ios1_bak.#1110111B swt3_expired ios1_bak.#1110111B swt3_expired ios1_bak.#1110111B swt3_expired ios1_bak.#1100111B swt3_expired ios1_bak.#110111B swt3_expired ios1_bak.#110111B swt3_expired ios1_bak.#1001010100000000000000000000000000000</pre>	Clear bit 2 Clear bit 3 NTERRUPT ROUTINE UTINE 0 UTINE 0
School         Schol         Schol         Schol <td>2235 JTEB4D 2235 FF4401 2236 346D03 2236 346D03 2236 346D03 2242 F3 2242 F3 2242 F3 2242 F3 2242 F3 2242 F3 2242 F3 2242 F3 2243 F0 2243 F0 2244 F3 2244 F3 2245 F3 2246 73 300 300 300 300 300 300 300 300 300 3</td> <td>andb chk_sut3: call call sut_dant3: andb andb call sut_dant; ret ret ret ret ret coll call sut_dant; ret for call call call call call call call cal</td> <td>1051_Dak, #111110118 ; swt2_expired 1051_bak, #111101118 ; i051_bak, #111101118 ; swt3_expired for SGFTWARE TIMER II SOFTWARE TIMER RU SOFTWARE TIMER RU NOW USING HSO O</td> <td>Clear bit 2 Clear bit 3 NTERRUPT ROUTINE</td>	2235 JTEB4D 2235 FF4401 2236 346D03 2236 346D03 2236 346D03 2242 F3 2242 F3 2242 F3 2242 F3 2242 F3 2242 F3 2242 F3 2242 F3 2243 F0 2243 F0 2244 F3 2244 F3 2245 F3 2246 73 300 300 300 300 300 300 300 300 300 3	andb chk_sut3: call call sut_dant3: andb andb call sut_dant; ret ret ret ret ret coll call sut_dant; ret for call call call call call call call cal	1051_Dak, #111110118 ; swt2_expired 1051_bak, #111101118 ; i051_bak, #111101118 ; swt3_expired for SGFTWARE TIMER II SOFTWARE TIMER RU SOFTWARE TIMER RU NOW USING HSO O	Clear bit 2 Clear bit 3 NTERRUPT ROUTINE
2537         71760         261         442_eptined         442_eptined           2242         244         244         244         244         244           2242         244         244         244         244         244           2242         244         244         244         244         244           2242         244         244         244         244         244           2243         270         244         244         244         244           2244         270         244         244         244         244           2244         270         244         270         244         244           2244         270         244         270         244         244           2244         270         274         270         244         270           2244         270         270         270         270         270         270           2244         270         270         270         270         270         270         270           2260         270         270         270         270         270         270         270         270         270	2235 717560 2235 716760 2235 716760 2235 716760 2242 F3 2242 F3 2242 F3 2242 F3 2242 F3 2242 F3 2242 F3 2242 F3 2243 F0 2248 F3 301 301 302 208 303 303 303 303 303 303 303 303 303 3	chk_swt3: andb andb andb andb andb call swt_int_dat ret ret ret cititititititititititititititititititi	sut2_expired ios1_bak.#11101118 ios1_bak.#11101118 sut3_expired i END OF SOFTWARE TIMER II SOFTWARE TIMER RO NOW USING HSO O 2280H	Clear bit 3 Clear bit 3 NTERRUPT ROUTINE UTINE 0
2242         234         4         10.1         34.1         11.4         10.1         34.1         11.4         10.1         34.1         11.4         10.1         34.1         11.4         10.1         34.1         11.4         10.1         34.1         11.4         10.1         34.1         11.4         10.1         34.1         11.4         10.1         34.1         11.4         10.1         34.1         11.4         34.1         34.1         34.1         34.1         34.1         34.1         34.1         34.1         34.1         34.1         34.1         34.1         34.1         34.1         34.1         34.1         34.1         34.1         34.1         34.1         34.1         34.1         34.1         34.1         34.1         34.1         34.1         34.1         34.1         34.1         34.1         34.1         34.1         34.1         34.1         34.1         34.1         34.1         34.1         34.1         34.1         34.1         34.1         34.1         34.1         34.1         34.1         34.1         34.1         34.1         34.1         34.1         34.1         34.1         34.1         34.1         34.1         34.1         34.1         34.	2235 71F76b 2235 346b03 2235 246 53 2325 246b03 2235 246b03 2295 2295 2295 2295 2295 22243 F0 22243 F0 22280 2200 300 45 2298 1000 50 300 45 2280 1000 50 300 45 2280 1000 50 300 100 2280 1000 50 300 2280 1000 50 300 2280 1000 50 300 2280 1000 50 300 2280 1000 50 300 2280 1000 50 300 2280 1000 50 300 2280 1000 50 300 2280 1000 50 300 2280 1000 50 300 2280 1000 50 300 2280 1000 50 300 2280 1000 50 300 2280 1000 50 300 2280 1000 50 300 2280 1000 50 300 2280 1000 50 300 2280 1000 50 300 2280 1000 50 300 200 200 2280 1000 50 300 2280 1000 50 300 2280 1000 50 300 2280 1000 50 300 2280 1000 50 300 2280 1000 50 300 200 200 200 200 200 200 200 200 20	chk_swt3: Jbc Jbc swt_int_done: felect ret felect ret construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction construction con	<pre>cost_bak,4,swt_int_done iosi_bak,#1110111B sut3_expired fermARE TIMER II Sut3_expired fermARE TIMER R0 NOW USING HS0 0 Control of the sut of the sut</pre>	Clear bit 3 NTERRUPT ROUTINE NTERRUPT ROUTINE UTINE 0
232         34603         232         100         101110         Clear bit 3           234         717/50         24         call ust3ar/stution10         clear bit 3           234         24         call ust3ar/stution10         clear bit 3           234         24         call ust3ar/stution10         clear bit 3           234         24         call ust3ar/stution1         call ust3ar/stution1           234         24         24         call ust3ar/stution1         call ust3ar/stution1           234         24         24         24         24         24           244         24         24         24         24         24           244         24         24         24         24         24           258         26         24         2504         26         24         26           258         266         21         2604         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26 <td< td=""><td>223G 346D03 292 573 293 293 294 522 2242 53 294 522 595 575 2242 53 297 597 597 597 597 597 597 597 597 597 5</td><td>Land the content of t</td><td>10s1_bak.4, swt_int_done ios1_bak.#11110111B swt3_expired . END DF SDFTWARE TIMER 11 SOFTWARE TIMER 11 SOFTWARE TIMER 20 NOW USING HSD 0 NOW USING HSD 0</td><td>Clear bit 3 NTERRUPT ROUTINE UTINE 0 UTINE 0</td></td<>	223G 346D03 292 573 293 293 294 522 2242 53 294 522 595 575 2242 53 297 597 597 597 597 597 597 597 597 597 5	Land the content of t	10s1_bak.4, swt_int_done ios1_bak.#11110111B swt3_expired . END DF SDFTWARE TIMER 11 SOFTWARE TIMER 11 SOFTWARE TIMER 20 NOW USING HSD 0 NOW USING HSD 0	Clear bit 3 NTERRUPT ROUTINE UTINE 0 UTINE 0
Z3F 71F76D       239       i uut3_serired       i uut3_serired       i luut3_serired         Z445 F3       249       F       i luut3_serired       i luut3_serired         Z445 F3       269       ut_int_done       i luut3_serired       i luut3_serired         Z445 F3       269       ut_int_done       i luut3_serired       i luut3_serired         Z445 F3       269       i ut114_one       i luut3_serired       i luut3_serired         Z445 F3       269       200       estet       i luut3_serired       i luut3_serired         Z240       200       000       010       i luut3_serired       i luut3_serired       i luut3_serired         Z200       200       estet       i luut3_serired       i luut3_serired       i luut3_serired       i luut3_serired         Z200       200       estet       i luut1_serired       i luut1_serired       i luut3_serired       i luut3_serired         Z200       201       luut1_serired       i luut1_serired       i luut1_serired       i luut3_serired       i luut3_se	223F 71F76b 293 2242 F3 294 5 2242 F3 295 296 2243 F0 299 2243 F0 299 2243 F0 299 2280 7300 4 300 309 303 303 304 4 2280 F2 303 2280 F2 310 2280 F2 311 2288 91200F 313 2288 91200F 313 2288 91200F 315 2288 91200F 315 216 217 216 217 216 217 216 217 216 217 216 217 216 217 216 217 216 217 216 217 216 217 216 217 216 217 216 217 216 217 216 217 216 217 216 217 216 217 216 217 216 217 216 217 216 217 216 217 216 217 216 217 216 217 216 217 216 217 216 217 216 217 216 217 216 217 216 217 216 217 216 217 216 217 216 217 216 217 216 217 216 217 216 217 216 217 216 217 216 217 216 217 216 217 216 217 216 217 216 217 216 217 216 217 216 217 216 217 216 217 216 217 216 217 216 217 216 217 216 217 216 217 217 216 217 216 217 217 217 216 217 217 217 217 217 217 217 217 217 217	andb call swt_int_done: popf ret ret Costo An exectint:	iosi_bak.#111101118 sut3_expired . END OF SOFTWARE TIMER 11 SOFTWARE TIMER 11 SOFTWARE TIMER R0 NOW USING HSO 0 2280H	Clear bit 3 NTERRUPT ROUTINE UTINE ()
243       5       4.11       wt3_trint         244       5       5       5       st_int_doms         244       5       5       st_int_doms       st_int_doms         244       5       7       st_int_doms       st_int_doms         244       5       7       st_int_doms       st_int_doms         244       5       7       st_int_doms       st_int_doms         229       5       5       5       st_int_doms       st_int_string         239       5       5       5       st_int_string       st_int_string         239       5       5       5       st_int_string       st_int_string       st_int_string         239       5       5       10       15       10       15       10       15       15       15       15       15       15       15       15       15       15       15       15       15       15       15       15       15       15       15       15       15       15       15       15       15       15       15       15       15       15       15       15       15       15       15       15       15       15	2242 2242 F3 2242 F3 2242 F3 2243 F0 2243 F0 2280 9300 2280 F3 2280 F3 303 305 305 306 307 306 306 306 306 306 306 306 306 306 306	<pre>call swt_int_done: swt_int_done:     ret      ret     felect     CSEG AT     CSEG AT     boo exec int.</pre>	swt3_expired END OF SOFTWARE TIMER I SOFTWARE TIMER RO NOW USING HSO.0 NOW USING HSO.0 S280H J. Check m	NTERRUPT ROUTINE
2242         2242         342         aut_int_dome           2243         F3         Feit         J. END OF SOFTWARE TIMER INTERVET ROUTINE           2243         F3         Feit         J. END OF SOFTWARE TIMER INTERVET ROUTINE           2243         F3         Feit         J. END OF SOFTWARE TIMER ROUTINE           2260         F3         Software Timer ROUTINE         J. END OF SOFTWARE TIMER ROUTINE           2280         Software Timer ROUTINE         J. END OF SOFTWARE TIMER ROUTINE           2280         Software Timer ROUTINE         J. END OF SOFTWARE TIMER ROUTINE           2280         Software Timer ROUTINE         J. END OF SOFTWARE TIMER ROUTINE           2280         Software Timer J. Intervence         J. Check mode - Update position in mode Z           2281         J13006         J. END OF SOFTWARE AND         J. Check mode - Update position in mode Z           2281         J13006         J. Soft PI J. J.         J. Check mode - Update position in mode Z           2281         J13006         J. Soft PI J. J. J. M. AND AND         J. Check mode - Update position in mode Z           2281         J13006         J. Soft PI J. J. J. J. J. J. Soft PI J. J. J. J. J. Soft PI J.	2242 F3 2242 F3 2243 F0 2243 F0 2243 F0 2280 F3 301 301 302 302 302 302 303 302 303 303 303 303	swt_int_done: popf ret feject feject control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control control c	J END OF SOFTWARE TIMER I SOFTWARE TIMER RO NOW USING HSO O 2280H	NTERRUPT ROUTINE
2242         Strutt Lone           2243         FO         FULTUL Lone           2243         FO         FULTUL Lone           2243         FO         FULTUL Lone           2244         FO         FULTUL Lone           2245         FULTUL Lone         SUFLAWE TIMENUF ROUTHE           2245         FULTUL         SUFLAWE TIMENUF ROUTHE           2246         FULTUL         SUFLAWE TIMENUF ROUTHE           2247         FULTUL         SUFLAWE TIMENUF ROUTHE           2248         FULTUL         SUFLAWE TIMENUF ROUTHE           2249         FULTUL         SUFLAWE TIMENUF ROUTHE           2244         FULTUL         SUFLAWE TIMENUF ROUTHE           2244         FULTUL         SUFLAWE TIMENUF ROUTHE           2244         FULTUL         SUFLAWE           2244         FULUE<	2242 2322 235 2375 5 2243 F0 2309 200 2243 F0 200 200 201 201 201 201 201 201 201 201 201 201	suf_int_done: suf_int_done: repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf repf	JEND OF SOFTWARE TIMER IN SOFTWARE TIMER RO NOW USING HSO O 22004	NTERRUPT ROUTINE UTINE 0 UTINE 0 UTINE 0
2343         FO         Coff         J. END OF SOFTWARE TIPER INTERNUT ROUTINE           2343         FO         Software Timer Internuter ROUTINE           2380         200         Software Timer ROUTINE           2380         200         Software Software Timer ROUTINE           2380         200         Software Software Timer ROUTINE           2380         200         Software Software Software ROUTINE           2380         200         Software Software Routine           2380         200         Software Software Routine           2380         200         Software Routine           2381         1000         Software Routine           2381         1000         Software Routine           2381         1000         Software Routine           239         100         HSO_CIMMON HOUTINE           239         100<	2243 F0 2243 F0 2243 F0 200 201 201 202 202 202 202 202 202 20	popf ret select rivition rivition rivition rivition ret CSEG AT	J END OF SOFTWARE TIMER IN SOFTWARE TIMER RO NOW USING HSO O 2280H	NTERRUPT ROUTINE UTINE 0 TTO TRIGGER
2243 FO       70       ret       r END OF SOFTWARE THER INTERNOFT ROUTINE         2280 000       900       100       USING HER INTERNOFT ROUTINE         2280 000       900       100       USING HER INTERNOFT ROUTINE         2280 000       900       100       USING HER OFTWARE THER ROUTINE         2280 000       900       100       USING HER OFTWARE THER ROUTINE         2280 100       900       100       USING HER OFTWARE THER ROUTINE         2280 11000       900       100       USING HER OFTWARE THER ROUTINE         2280 11000       900       100       USING HER OFTWARE THER ROUTINE         2280 11000       900       100       USING HER OFTWARE THER ROUTINE         2280 11000       900       100       USING HER OFTWARE THER ROUTINE         2280 11000       900       100       USING HER OFTWARE THER ROUTINE         2281 1000       900       100       USING HER OFTWARE THER ROUTINE         2281 1000       900       100       100       USING HER OFTWARE THER ROUTINE         2281 1000       900       100       100       100       100         2281 1000       900       100       100       100       100         2281 1000       900       100	2243 F0 2243 F0 301 301 302 303 303 303 303 303 303 303 303 303	felect felect fillinitititititititititititititititititi	<pre>. END OF SOFTWARE TIMER II SOFTWARE TIMER RO NOW USING HSO O 2280H</pre> . Check m	NTERRUPT ROUTINE UTINE 0 TO TRIGGER
230     5-9     5-9       230     5-9     5-9       231     Software Titer Titer Tructs     Software Titer Tructs       232     303     Software Titer Tructs     Software Titer Tructs       233     303     Software Titer Tructs     Software Titer Tructs       234     303     Software Titer Tructs     Software Titer Tructs       235     303     Software Titer Tructs     Software Titer Tructs       235     303     Software Titer Tructs     Software Titer Tructs       235     312     PUSHF     HEG_COMMAND.#30H       236     312     PUSHF     HEG_COMMAND.#30H       236     312     PUSHF     HEG_COMMAND.#30H       238     912000     313     PUSHF       238     912000     313     PUSHF       239     912     PUSHF     HEG_COMMAND.#30H       239     912     PUSHF     HEG_COMMAND.#30H       239     313     PUSHF     HEG_COM_GO_GI       239     914     HEG_COMMAND.#30H     Set PILS       239     914     HEG_COM_GO_GI     Set PILS       239     914     HEG_COM_GO_GI     Set PILS       239     900005     Set PILS     Set PILS       239     900005     Set	2280 2280 2280 2280 2280 F2 2281 B13006 2288 A147C0A04 2288 A1813006 2288 A1813006 2313 2314 2313 2314 2313 2314 2313 2314 2313 2314 2313 2314 2314	<pre>#eject #eject CSEG AT CSEG AT Aso execting </pre>	SOFTWARE TIMER ROL NOW USING HSOLO 2200H	UTINE 0
2280     300     #ejett       2280     300     #ejett       2280     301     SUFTAARE TITRER RULINE 0       2280     302     SUFTAARE TITRER RULINE 0       2280     303     CEC AT 2280H       2280     303     CEC AT 2280H       2280     303     CEC AT 2280H       2280     312     USHF       3280     131     USHF       3280     131     USHF       3281     13006     312       3281     13006     312       3281     13006     313       3281     13006     313       3281     13006     313       3281     13006     314       3281     13006     313       3281     13006     314       3281     13006     14       3281     14     1144-1.1       3281     14     1144-1.1       3281     14     1144-2.01d-2.2       3281     131     11       3281     14     1144-2.01d-2.2       3281     14     1144-2.01d-2.2       3281     14     1144-2.01       3281     14     1144-2.01       3281     14     1141.1.1       3281 <td>300 <b>a</b> 301 <b>a</b> 302 <b>a</b> 303 <b>a</b> 303 <b>a</b> 304 <b>a</b> 305 <b>a</b> 306 <b>a</b> 310 <b>a</b> 326 <b>a</b> 316 <b>a</b> 316 <b>a</b> 316 <b>a</b> 316 <b>a</b> 316 <b>a</b> 326 <b>a</b> 326 <b>a</b> 326 <b>a</b> 327 <b>a</b> 326 <b>a</b> 327 <b>a</b> 326 <b>a</b> 327 <b>a</b> 326 <b>a</b> 327 <b>a</b> 326 <b>a</b> 327 <b>a</b> 326 <b>a</b> 327 <b>a</b> 326 <b>a</b> 326 <b>a</b> 327 <b>a</b> 327 <b>a</b> 326 <b>a</b> 327 <b>a</b> 327 <b>a</b> 326 <b>a</b> 327 <b>a</b> 327 <b>a</b> 327 <b>a</b> 327 <b>a</b> 327 <b>a</b> 327 <b>a</b> 327 <b>a</b> 326 <b>a</b> 327 <b>a</b></td> <td>seject </td> <td>SOFTWARE TIMER RD SOFTWARE TIMER RD NOW USING HSD 0 2280H</td> <td>UTINE 0 TD TRIGGER</td>	300 <b>a</b> 301 <b>a</b> 302 <b>a</b> 303 <b>a</b> 303 <b>a</b> 304 <b>a</b> 305 <b>a</b> 306 <b>a</b> 310 <b>a</b> 326 <b>a</b> 316 <b>a</b> 316 <b>a</b> 316 <b>a</b> 316 <b>a</b> 316 <b>a</b> 326 <b>a</b> 326 <b>a</b> 326 <b>a</b> 327 <b>a</b> 326 <b>a</b> 327 <b>a</b> 326 <b>a</b> 327 <b>a</b> 326 <b>a</b> 327 <b>a</b> 326 <b>a</b> 327 <b>a</b> 326 <b>a</b> 327 <b>a</b> 326 <b>a</b> 326 <b>a</b> 327 <b>a</b> 327 <b>a</b> 326 <b>a</b> 327 <b>a</b> 327 <b>a</b> 326 <b>a</b> 327 <b>a</b> 327 <b>a</b> 327 <b>a</b> 327 <b>a</b> 327 <b>a</b> 327 <b>a</b> 327 <b>a</b> 326 <b>a</b> 327 <b>a</b>	seject 	SOFTWARE TIMER RD SOFTWARE TIMER RD NOW USING HSD 0 2280H	UTINE 0 TD TRIGGER
2280     200     SUFTAME THER TRUTINE OF TOTAL       2280     200     SUFTAME THER TOTAL       2280     200     SUFTAME THER TOTAL       2280     200     SUFTAME THER TOTAL       2281     200     SUFTAME THER TOTAL       2281     200     SUFTAME THER TOTAL       2281     200     SUFTAME THERT       2281     201     SUFTAME THERT       2281     201     SUFTAME THERT       2281     201     SUFTAME THERT       2281     200     SUFTAME THERT       2291     201     TIMPE TOTAL       2291     201     TIMPE TOTAL       2291     201     TIMPE TOTAL       2292     SUFTAME THERT     SUFTAME TOTAL <td>2280 2280 2280 F2 2281 811006 2281 8113006 2281 8113006 2281 8113006 2281 8113006 2281 8113006 2281 8113006 2311 2281 810005 2314 2288 812005 2314 2288 812005 2314 2288 812005 2315 2314 2315 2316 2316 2316 2316 2316 2316 2316 2316</td> <td>Cose At</td> <td>SOFTWARE TIMER RD SOFTWARE TIMER RD NOW USING HSD. 0 2280H</td> <td>UTINE O TO TRIGGER</td>	2280 2280 2280 F2 2281 811006 2281 8113006 2281 8113006 2281 8113006 2281 8113006 2281 8113006 2281 8113006 2311 2281 810005 2314 2288 812005 2314 2288 812005 2314 2288 812005 2315 2314 2315 2316 2316 2316 2316 2316 2316 2316 2316	Cose At	SOFTWARE TIMER RD SOFTWARE TIMER RD NOW USING HSD. 0 2280H	UTINE O TO TRIGGER
2280       303       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301       301	2280 2280 2280 2280 F2 2284 147C0A04 2288 912006 2288 912005 2288 912005 2288 912005 2288 912005 2288 3905 313 2288 2905 313 2288 2905 313 2288 2905 313 2288 2905 215 2288 2905 215 2288 2905 215 217 2288 2905 215 217 2288 2905 215 217 2288 2905 215 217 2288 2905 215 217 217 217 217 217 217 217 217 217 217	CSEC AT	2280H Check m	UTINE 0
2280       203	2280 2280 2280 F2 2280 F2 2281 813006 2281 813006 2281 447C0A04 2288 91200F 2288 A00C28 2288 A00C28 22	CSEG AT	SUFTWARE TIMER RU NOW USING HSO O' 2280H	TO TRIGGER
2280       304	2280 2280 707 107 2280 707 107 2280 707 707 707 707 707 707 707 707 707 7	CSEG AT	2280H USING HSG 0 1	TO TRIGGER
2280       300       000       CSEG AT Z2BOH         2280       307       Nso_exec_int       i Check mode = Update position in mode 2         2280       307       Nso_exec_int       i Check mode = Update position in mode 2         2280       11       PUSHF       HED_COMMAND.#30H         2281       912005       312       Udb       HED_COMMAND.#30H         2281       912005       313       Udb       HST_INF.TIMENI.HSDO_dIU         2281       912005       313       Udb       HST_INF.TIMENI.HSDO_dIU         2281       912005       313       Udb       HST_INF.ONDOSOOB       iset PLS         2281       30618       314       Undel:       Interl.HSDO_dIU         2281       30618       314       Undel:       Interl.HSDO_dIU         2281       30618       315       Ud       Interl.HSDO_dIU         2281       30618       10       Interl.NISOO       iset PLS         2291       312       Ud       Interl.HSDO_dIU       iset PLS         2291       30618       Indel:       Interl.NISOO       iset PLS         2291       30618       Indel:       Interl.NISOO       iset PLS         2291       315	2280 2280 2280 2280 F2 2281 B13006 2281 B13006 2281 B13006 2281 A17C0A04 2288 A12C0A04 2288 A12C0F 2288 A12C0F 2288 A12C0F 2288 A12C0F 2288 A12C0F 2288 A12C0F 2288 A12C0F 2288 A12C0F 2315 2286 A12C28 316 217 2286 A12C28 317 2286 A12C28 317 2286 A12C28 317 2286 A12C28 317 2275 A12C28 317 2275 A12C28 317 317 317 317 317 317 317 317 317 317	CSEG AT CSEG AT	2280H	""""""""""""""""""""""""""""""""""""""
2280       300       CSEG AT 2280H         2280       301       Nso_erc_int.       , Check mode -: Update position in mode Z         2280       72       312       HSD_COMMAND.#30H         2280       72       312       HSD_COMAND.#30H         2280       72       312       HSD_COMAND.#30H         2281       913006       312       HSD_COMAND.#30H         2281       91200F       312       HSD_COMAND.#30H         2281       9120F       312       HSD_TIME.TIMER1.HSD0_d1y         2282       970F18       313       Udd HSD_TIME.TIMER1.HSD0_d1y         2281       910       10       PortL1.J.I.n_mode2       1         2291       317       10       PortL1.J.I.n_mode2       1       1         2291       317       10       PortL1.J.I.n_mode2       1       1       1         2291       10       PortL1.J.I.I.n_mode2       1       1       1       1       1         2291       317       1nmode1.et/line       PortL1.J.I.I.n_mode2       1       1       1       1       1       1       1       1       1       1       1       1       1       1       1       1       1	2280 2280 F2 2280 F2 2281 813006 2281 813006 2281 813006 2281 812005 2288 A00228 313 314 313 2288 A00228 315 2286 390718 317 2286 390718 317	CSEG AT han exec int	2280H , Check m	
2200       300       CSte Al ZEDH       , Check mode - Update position in mode 2         2280       303       hso_exec_int.       , Check mode - Update position in mode 2         2281       910       PUSH       HSI_COMMAND.#30H         2281       912005       313       PUSH         2281       912006       313       PUSH         2291       10       PUSH       HSI_TIMER.HER.HER.HER.HER.HER.HER.HER.HER.HER.H	2280 207 2280 209 h 2281 813006 311 2281 813006 311 2284 4470004 313 2288 91200F 313 2288 400C28 315 2288 400C28 315 2288 400C28 317	Coece Al han exectint.	ZZAUH , Check m	
2280       300       hso_errec_int.       , Check mode = Update position in mode 2         2281 F2       311       FUSH       HSD_COMMAND.#30H         2281 B13006       312       UdH       HSD_COMMAND.#30H         2281 B12005       313       udd       HSD_COMMAND.#30H         2288 P1205       313       udd       HSD_COMMAND.#30H         2288 P1205       313       udd       HSD_COMMONDER       is set P1.5         2288 P1205       313       udd       HSD_COMMONDER       is set P1.5         2291 B0005       317       limer.2       is set P1.5       iter.1.5         2291 B00055       317       limer.2       is set P1.5       iter.1.5         2291 B00055       317       limer.2       iter.2.5.01d_t2       is cet P1.5         2291 B000555       317       limer.2       iter.2.5.01d_t2       is cet P1.5         2291 B000555       321       updetit       iter.2.5.01d_t2       is cet P1.5         2292 B005055       322       set_mode'       iter.2.5.01d_t2       is cet P1.5         2293 B00547       322       set_mode'       ifear.2.5.01d_t2       is cet P1.5         2293 B00545       322       set_mode'       ifear.2.5.01d_t2       is cet P1.5 <td>2280 2280 300 h 2280 F2 310 2281 813006 311 2284 447C0A04 313 2284 447C0A04 313 2284 47C0A04 315 2288 A00C28 315 2288 A00C28 315 2286 390F18 315</td> <td>hso exec int.</td> <td>i Check m</td> <td></td>	2280 2280 300 h 2280 F2 310 2281 813006 311 2284 447C0A04 313 2284 447C0A04 313 2284 47C0A04 315 2288 A00C28 315 2288 A00C28 315 2286 390F18 315	hso exec int.	i Check m	
220     F2     310	2280 F2 2281 B13006 311 2281 B13006 313 2284 447C0404 313 2284 91200F 315 2288 A00C28 315 2286 390F18 315 2286 390F18 317			ode - Update position in mode 2
2280 F2     311     PUSHF     PUSHF       2281 813006     312     1dd     HSL_COMMAN.#30H       2281 812007     313     add     HSL_TIMER1.HSDO_d1y       2281 912007     313     add     HSL_TIMER1.HSDO_d1y       2281 912007     313     orb     port1.#001000008     is set P1.5       2281 A00028     314     orb     port1.1.in_mode2     is set P1.5       2291 BA62895     317     jbs     port1.1.in_mode2     is set P1.5       2291 BA62895     319     in_mode1:     tmp1.Timer_2.01d_t2     is set P1.5       2291 BA62895     319     in_mode1:     tmp1.1in_mode2     is set P1.5       2291 BA62895     319     in_mode1:     tmp1.1in_mode2     is set P1.5       2291 BA62895     321     port1.0.imd_sut0     is set P1.5     is set P1.5       2291 BA62895     321     imp1.7in     end_sut0     if already in mode 0       2292 B4020055     322     port1.0.imd_sut0     if already in mode 0       2291 B00068     322     port1.411111008     if already in mode 0       2292 B4020058     323     id bit #2     id bit #2       2293 B4020058     323     port1.0.imd_sut0     if already in mode 0       2203 B5068     323     id bit #2     id bit #110111008	2280 F2 311 2281 813006 312 2284 847C0A04 313 2288 91200F 314 2288 A00C28 316 2286 390F18 316 2266 390F18 316	1		
22818130063121dbHSD_COMMAND.#30H2282447C0A04313addHSD_TIME.TIMER.HSDO_dIy2288912007315orbportl.*000008i set Pl.52288317JbsPortl.1.1.m_mode2i set Pl.52281317JbsPortl.1.1.m_mode2i set Pl.52291317JbsPortl.1.1.m_mode2i set Pl.52291319in_mode1:tmpi.Timer_2.01d_t2i set Pl.52293994C320ubtmpi.#2i set Pl.52295994C322ubtmpi.#2i set Pl.52295994C323set_mode2i f already in mode 02295320549324ubi f already in mode 02295326andPortl.411111008i f already in mode 02295326andPortl.411111008i f already in mode 02295327brend_sut0i f already in mode 022953281db100001018i enable all HSI2294B00068328brend_sut02204B00068328brend_sut02204B00068329in_mode2:i f already in mode 02204B00068329brend_sut02204B00068329brend_sut02204B00068329brend_sut02204B00068329brend_sut02205320brend_sut0i f alread	2281 813006 312 2284 447C0A04 313 3288 91200F 315 2288 A00C28 315 2286 390F18 315	PUSHF		
2284       447COA04       313       add       HSD_TIME.TIMER.HSDO_dly         2288       912007       313       orb       portl.#00100008       is set P1.5         2288       300718       315       orb       portl.#00100008       is set P1.5         2291       317       Jbs       portl.#0100008       is set P1.5         2291       317       Jbs       portl.1.1.n_mode2       is set P1.5         2291       317       Jbs       portl.1.1.n_mode2       is set P1.5         2291       806205C       320       sub       tmp1.7E       is set P1.5         2291       806205C       321       upde1:       tmp1.7E       is set P1.5       is set P1.5         2291       806205C       321       upde1:       tmp1.7E       is set P1.5       is set P1.5         2291       994C       322       upde5:       ord sut0       is falready in mode O       is set P1.5         2291       1050F       71FC0F       7160F       1111100B       is enable all HSI       is falready in mode O         2201       221       203E       322       updb       indc       1000       is falready in mode O         2203       203E       322       1db </td <td>2284 447C0A04 313 2288 91200F 314 2288 A00628 315 2286 390F18 315</td> <td>1 d b</td> <td>HSD_COMMAND, #30H</td> <td></td>	2284 447C0A04 313 2288 91200F 314 2288 A00628 315 2286 390F18 315	1 d b	HSD_COMMAND, #30H	
2288     91200F     313     orb     port1.#001000008     i set P1.5       2288     A00C28     315     1d     Timer_2.TIMER2       2288     A00C28     317     Jbs     Port1.i.i.n_mode2       2291     317     Jbs     Port1.i.i.n_mode2     iset P1.5       2291     318     in_mode1:     tpp1.Timer_2.01d_t2     icheck count difference in tmp1       2291     320     sub     tpp1.Timer_2.01d_t2     icheck count difference in tmp1       2293     320     sub     tpp1.Timer_2.01d_t2     icheck count difference in tmp1       2293     320     jb     Port1.0.end_sut0     if already in mode 0       2293     322     andb     Port1.0.end_sut0     if already in mode 0       2294     15515     322     andb     Port1.0.end_sut0     if already in mode 0       2294     15515     322     1db     last_stat: zero     if already in mode 0       2204     3205     323     in_mode2:     dalta_ritation     if already in mode 0       2204     3206     1db     last_stat: zero     if already in mode 0       2205     323     in_mode2:     dalta_ritation     if already in mode 0       2204     322     1db     last_stat: zero     if already in mode 0 <td>314 2288 91200F 315 2288 A00628 316 2286 390F18 317</td> <td>ppe</td> <td>HS0_TIME, TIMER1, HS00_d1y</td> <td></td>	314 2288 91200F 315 2288 A00628 316 2286 390F18 317	ppe	HS0_TIME, TIMER1, HS00_d1y	
2288 91200F       315       orb       port1,#00100008       i set P1.5         2288 300C28       317       Jbs       Port1,1,1,mode2       iset P1.5         2291       317       Jbs       Port1,1,1,mode2       iset P1.5         2291       317       Jbs       Port1,1,1,mode2       iset P1.5         2291       318       in_mode1:       tmp1,Timer_2,01d_t2       iset P1.5         2291       322       yh       end_swt0       ist already in mode 0         2295       8902005C       322       yh       end_swt0       if already in mode 0         2295       8902005C       323       set_mod0:       Port1,411111008       if already in mode 0         2295       8902005C       323       set_mod0:       Port1,411111008       if already in mode 0         2291       1005       Port1,411111008       if already in mode 0       if already in mode 0         2205       323       set_mode2:       andb       Port1,411111008       if already in mode 0         224       800649       323       andb       Port1,411111008       if already in mode 0         224       8005       323       1db       last_stat, zero       if already in mode 0         224 <td< td=""><td>2288 91200F 315 2288 A00C28 316 228E 390F18 317</td><td></td><td></td><td></td></td<>	2288 91200F 315 2288 A00C28 316 228E 390F18 317			
ZEBB AD0C2B       JO       Information         2291       230718       317       Jos       Information         2291       317       Jos       Portiliin_mode2       Jos       Portiliin_mode2         2291       317       Junde1:       tmpl:finer_ciuld2       Jos       Portiliin_mode2         2291       317       Junde1:       tmpl:finer_ciuld2       Jos       Lock         2291       320       Junde1:       tmpl:finer_ciuld2       Jos       Lock       Lock         2293       B9020055       322       Junde0:       Junde2       Jos       Lock       Loc	2286 390518 317 2286 390518 317	010	port1,#001000008	set Pl. 5
28E       390F18       317       JDs       PortLLILL_mode2         2291       319       in_mode1:       sub       tmpl.Timer_2.old_t2       i Check count difference in tmpl         2291       319       in_mode1:       sub       tmpl.Timer_2.old_t2       i Check count difference in tmpl         2291       320       sub       tmpl.Timer_2.old_t2       i Check count difference in tmpl         2293       320       321       ybc       portl.W1100       i f already in mode 0         2293       324       ybc       portl.W1111008       i f already in mode 0         2293       324       ybc       portl.W1111008       i f already in mode 0         2291       324       ybc       portl.W1111008       i f already in mode 0         2291       104b       1000.018       i f already in mode 0       i f already in mode 0         224       1050       portl.W1111008       i f already in mode 0       i f already in mode 0         224       100068       322       1db       1000.018       i enable all HSI         224       100068       328       1db       1000.01018       i enable all HSI         224       100068       328       1db       i arc_2.010       i f already in mode 0	228E 390F18 317	01	11Ger_A, 11MERA	
2291       319       in_model:         2291       4864285C       320       sub       tmp1, Timer_2, old_t2       i Check count difference in tmp1         2295       8902005C       321       cmp       tmp1, #2       if already in mode 0         2299       994C       322       sub       tmp1, #2       if already in mode 0         2298       300749       323       set_mode0:       pr1, 0, end_sut0       if already in mode 0         2298       300749       323       set_mode0:       pr1, 10, end_sut0       if already in mode 0         2298       300749       323       andb       port1, 0, end_sut0       if already in mode 0         2298       300749       323       andb       pr1, 10, end_sut0       if already in mode 0         2204       B0505       322       ldb       last_stat, zero       if already in mode 0         2247       2036       323       in_mode2:       delt_sut0       if enable all HSI       (set mode 0)         2247       2036       323       in_mode2:       delt_sut0       if enable all HSI       (set mode 0)         2247       2036       323       in_mode2:       and_sut0       if enable all HSI       (set mode 0)         2247		5q[	Portl, 1, in_mode2	
2271       320       500       486.285C       320       500       480.5285         2295       8902005C       321       500       480.5       322       500       500         2295       8902005C       321       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500       500		- toboo		
Z271       YB00.263C       320       cmp1.rimer_c.out_c.       Contrarterence in cmp1.         Z299       D94C       322       cmp of tmp1.rimer_c.out_c.       Contrarterence in cmp1.         Z299       D94C       322       get tmp1.rimer_c.out_c.       Contrarterence in cmp1.         Z299       D94C       322       get tmp1.rimer_c.out_c.       Contrarterence in cmp1.         Z299       D304       Jbc       Port1.0.end_sut0       if already in mode 0         Z291       D100       Port1.#111100B       if already in mode 0         Z201       D209       D201       Idb       Port1.#111100B       if already in mode 0         Z201       D101       D101       Ist Listic       enable all HSI       (set mode 0)         Z204       D006B       D228       D22       Idb       Ist Listic       enable all HSI         Z204       D006B       D228       D22       D23       end_sut0       enable all HSI         Z204       D006B       D228       D32       indec2       delt_sut0       enable all HSI         Z204       B206B       D1       Ist Listic       enable all HSI       enable all HSI       enable all HSI         Z204       B202B       D32       Idb				
2270       GMD       TMPL:#         2279       D94C       323       set_modeO:         2279       D94C       323       set_modeO:       jh         2279       306747       323       set_modeO:       jhc       Port1,0,end_sutO       if already in mode O         2279       306747       323       set_modeO:       jhc       Port1,0,end_sutO       if already in mode O         2274       1325       14b       100010101       if already in mode O       jctear P1.0, P1.1 (set mode O)         2274       10006B       327       1db       1ast_stat.zero       jctear P1.0, P1.1 (set mode O)         2244       B0006B       327       1db       last_stat.zero       jctear P1.0, P1.1 (set mode O)         2244       B0006B       327       1db       last_stat.zero       jctear P1.0, P1.1 (set mode O)         2247       203E       328       br       end_sutO       jctimer_2.tm2_old       jet timer2 count difference         2249       482C283C       331       sub       delta_p.timer_2.tm2_old       jet timer2 count difference         2240       305808       333       jbc       direct.0.in_rev       jet timer2 count difference <td></td> <td>201</td> <td>tmp1, 11mer_/, 010_t</td> <td>unera count difference in tmpi</td>		201	tmp1, 11mer_/, 010_t	unera count difference in tmpi
2279       D94c       322       Jn       enc_surto         2279       D94c       324       Jbc       Porti, willillool       if already in mode O         2298       300449       324       Jbc       Porti, willillool       if already in mode O         2298       300749       324       Jbc       Porti, willillool       if already in mode O         2298       300749       325       andb       Porti, willillool       if already in mode O         2241       B15515       325       1db       IDCO, #010101B       if enable all HSI       (set mode O)         2244       B0056       322       br       end_swto       end_swto       enable all HSI       (set mode O)         2247       2036       328       br       end_swto       end_swto       end_swto         2247       2328       320       in_mode20       all timer_2, timer_2, timer_2, timer_2 count difference         2249       482c2833       331       in_mode20       id timer_2, timer_2       all timer2 count difference         2240       332       in_mode20       id timer_2, timer_2       id timer2 count difference         2280       306808       334       jbc       direct, 0, in_rev       id trect, 0, in_rev	177 B40500202 371	de .	1.4.1.4.1.	
2298       324       set_mode()       Porti, will 11008       if already in mode ()         2296       325       andb       Porti, will 11008       if already in mode ()         2297       71507       325       andb       Porti, will 11008       if already in mode ()         2241       815515       325       andb       Porti, will 1008       if already in mode ()         2241       815515       325       1db       1ast_stat.zero       if already in mode ()         2244       800648       325       1db       1ast_stat.zero       if and ()       if already ()         2247       2036       328       br       end_sut()       if already ()       if already ()       if already ()         2247       2037       330       in_mode2:       delta_p, timer_2, tmr2_old       i get timer2 count difference         2249       482C283C       331       sub direct, 0/, in_rev       i get timer2 count difference         2240       332       1d       tmr2_old, timer_2, tmr2_old       i get timer2 count difference         2240       333       ybc       direct, 0/, in_rev       jget timer2 count difference         2280       30608       334       ybc       direct, 0/, in_rev	2299 D94C	<b>-</b>	end_swtU	
2278     300F47     324     JDC     Portive and succo     it attead in mode o       2278     310     7150     325     1db     1ast_station     it attead in mode o       2278     318     325     1db     1ast_station     it attead in mode o       2248     325     1db     1ast_station     it attead in mode o       2247     325     1db     1ast_station     it attead in mode o       2247     328     br     end_suto     it attead       2247     339     in_mode2:     delta_pitimer_2, tmr2_old     i get timer2 count difference       2249     330     in_mode2:     delta_pitimer_2, tmr2_old     j get timer2 count difference       2249     332     1d     tmr2_old, timer_2     j get timer2 count difference       2249     332     333     jbc     direct.0, in_rev	5 5538	set_modeU:		
22FE 71FOF     325     andb     Port1,#1111100B     i Clear P1.0, P1.1 (set mode 0)       22A1 B15515     322     1db     IOCO,#010101B     i enable all HSI       22A4 B005E     322     1db     1ast_stat.zero     i enable all HSI       22A4 B005E     329     br     end_swt0     i enable all HSI       22A7 B005E     329     br     end_swt0     i enable all HSI       22A9 B005E     329     br     end_swt0     i enable all HSI       22A9     329     br     end_swt0     i enable all HSI       22A9     329     i ast_stat.zero     i end_swt0       22A9     330     in_mode2:     delta_p,timer_2,tmr2_old     j et timer2 count difference       22A9     306B0B     333     jbc     direct.0.in_rev       22B0 306B0B     335     jbc     direct.0.in_rev	224B 300F49	Jac	Forti, U, end_switu	It already in mode C
22A1 B15515     326     1db     10c0,#010101B     , enable all HSI       22A7 B0006B     327     1db     1ast_stat.zero     , enable all HSI       22A7 203E     329     br     end_sut0     , enable all HSI       22A7 203E     329     br     end_sut0     , enable all HSI       22A7 203E     329     320     in_mode2:     and_sut0       22A9 4B2C2B3C     331     sub     elta_p,timer_2,tmr2_old     , get timer2 count difference       22A0 A02B2C     332     1d     tmr2_old.timer_2     , get timer2 count difference       22B0 306B0B     334     Jbc     direct.0,in_rev     , get timer2 count difference	229E 71FCOF 325	andb	Port1,#11111100B	Clear PI.O, PI.I (set mode O)
22A4 B0006B 327 Idb last_stat.zero 22A7 203E 328 br end_swt0 22A9 330 in_mode2: 329 in_mode2: 331 sub delta_p.timer_2.tmr2_old ; get timer2 count difference 22A9 4B2C2B3C 331 sub delta_p.timer_2.tmr2_old ; get timer2 count difference 332 Id tmr2_old.timer_2 333 334 Jbc direct.0.in_rev 335	22A1 B15515 326	1 d b	IDC0, #01010101B	enable all HSI
22A7 203E 328 br end_swt0 22A9 339 in_mode2: 22A9 330 in_mode2: 331 sub delta_p.timer_2.tmr2_old ; get timer2 count difference 22A9 4B2C2B3C 331 sub delta_p.timer_2.tmr2_old ; get timer2 count difference 333 1d tmr2_old.timer_2 22B0 306B0B 334 Jbc direct.0.in_rev	22A4 B0006B 327	146	last_stat, zero	
22A9 320 in_mode2: 22A9 330 in_mode2: 331 sub delta_p,timer_2,tmr2_old ; get timer2 count difference 332 1d tmr2_old,timer_2 333 1d tmr2_old,timer_2 333 333 1d tmr2_old,timer_2 333 334 Jbc direct.0,in_rev 335 335 335 335 335 335 335 335 335 33	22A7 203E 328	br	end_swt0	
22A9 330 in_mode2: 330 in_mode2: 331 sub delta_p.timer_2.tmr2_old ; get timer2 count difference 331 sub delta_p.timer_2.tmr2_old ; get timer2 count difference 332 1d tmr2_old.timer_2 333 334 Jbc direct.0.in_rev 335 335 335 335 335 335 335 335 335 33	329			
22A9 4B2C2B3C 331 sub delta_p,timer_Z,tmrZ_old ; get timer2 count difference 22AD A02B2C 332 1d tmr2_old.timer_2 333 334 Jbc direct.O.in_rev 22BO 306BOB 335 Jbc direct.O.in_rev	22A9 330 i	in_mode2:		
22AD A0282C 332 10 tmr2_010,tmmr_2 22BO 306BOB 334 Jbc direct.0.in_rev 335 335	22A9 482C283C	du s	delta_p,timer_2,tmr2_old	; get timer2 count difference
22B0 306B08 334 Jbc direct.0.in_rev 335 335	ZZAU AUZBZU	10	CMTA_010, CIMET_A	
	755 755 808705 0866	14-	direct.O.in rev	
	335	1 1 7		

AP-248

22B3 643C30 22B6 A40032 22B9 2006	900 900 900 900	in_fwd: add addc br	position, delta_p position+2, zero chk_mode		
22BB 683C30 22BE A80032	340 341	in_rev: sub subc	position.delta_p position+2, zero		
2201	14 C 17 4 C 17 4 C	chk mode:			
22C1 4866285C	344	405 -	tmp1, Timer_2, ald_t2	; Check count difference in tmp1	
22C5 8905005C	345	cmp	tmp1,#5	i set model if count is too low	
22C9 D21C	346	Jgt	end_swt0	; count <= 5	
	047				
		set_model			
ZZCB /1FD0F	545	abus	Port1,#11111016	; Clear Pl. L. set Pl. O (set mode 1)	
2201 91010F 2201 010615	0.40	010	FORTI, #UUUUUUUU		
22DA A00400	- C - 4 - 7 - 7 - 7 - 7 - 7 - 7 - 7 - 7 - 7 - 7				
2207 40840054	ע רי ה ש ה רי	4.5	Zeru, Hal_line lacti timo Timoni min h		
		202	WTW/TJAMTI (AWT) TOSPT		
	9 0 9 0 9 0	\$EJECT	; set up so (ti	ime∸lastZ_time/>min_hsil on next HSI	
	356				
22DB	357	clr hsi:			
22DB A00400	358	ld	ZERO, HSI TIME		
22DE 717F6D	359	andb	ios1 bak,#011111111B	i clear bit 7	
22E1 90166D	360	orb	iosl_bak,iosl		
22E4 3F6DF4	361	5 q ſ	ios1_bak,7,clr_hsi	i If hsi is triggered then clear hsi	
	362				
22E7	<b>293</b>	end_swt0:			
22E7 A02866	364	Id	old_t2,TIMER_2		
22EA 71DFOF	365	andb	port1,#11011111B	i clear P1.5	
22ED F3	366	POPF			
22EE F0	367	ret			
	368				
	369				
	370				
	371				
	372		SOFTWARE TIMER	ROUTINE 2	
	37 <b>3</b>				
	374				
2380	375	CSEG A	T 2380H		
	376				
2380	377	swt2_expired:			
2380 F2	378	pushf			
2381 B13A06	379	145	hso_command,#3AH	; set swt_2	
2384 44B00A04	380	ppe	hso_time, timer1, swt2_d1	ħ,	
	381				
2388 91040F	382	orb	port1,#00000100B	i set port 1.2	
238B 89FF075E	383	d u u	out_ptr,#7ffH		
238F D104	384	hnd	pulsing		
2391 A1F0015E	383	14	out_ptr.#1fOH		
				270061-A3	

386 387 pulsing: 388 jbc tr_col.O,swt2_done	307 st position+2/[out_ptr]+ / position high, position low 391 st position.[out_ptr]+	392 st direct.[out_ptr]+ 394 st pum_pwr.[out_ptr]+ 334 st pum_pwr.[out_ptr]+	345 396 397	398 swt2_done: 399 sub tmp1,timer1,last1 time	400 cmp tmp1,#1800H	401 Juh swt2_ret i keep (Timerl-lasti_time)<2000H 402	403 add last1_time,#1000H	404 sut2_ret: 403 sut2_ret: #111110118 : clear corf1 0	406 popf	407 ret 408	409 \$EJECT	411 TITE HSI DATA AVAILABLE INTERRUPT ROUTINE ATTACTORY	412	414 ; This routine keeps track of the current time and position of the motor. 415 ; The upper word of information is provided by the timer overflow routine.	115 CSEC AT 2400H	41A commonde 1: br in mode 1 : used to save execution time for	419 no_inti: br no_int / worst case loop	420 421 hsi data int: pushf	422 _ orb port1,#01000008 ; set P1.6	423 andb ios1_bak,#01111118 / Clear ios1_bak,7	424 orb iosl_bak,iosl	425 Jbc iosl_bak/7/no_intl / If hsi is not triggered then	4.27 net values	428 Junior 2, TIMER2	429 andb hsi_s0,HSI_STATUS,#010101B	430 Id time, HSI_TIME	431	432 Jos porti.Cinow_mode_1 / jump it in mode 1	434 In mode O:	435 _ jbs hsi_s0.0.a_rise
306E0C	C25F32 C25F30	C25F68 C25F6C		48560A5C	8900185C	D104	65001056	715805	E.J.	FO						2005	2007	F2	91400F	717F6D	90166D	376DF1		A00C2B	5155066A	A00440		380FE2		386AOB

										: Set Pl.O (in mode 1)	; Enable HSI 0 and 1						; first time in modeO									; Set Pl. O (in mode 1)	: Enable HSI O and 1							; first time in modeO							; first time in modeO							; first time in modeO	
hst_s0,4,b_rise	hsi_s0,6,b_fall	no_cnt		last2_time, last1_time	lastl_time, time	time,last2_time	time, min_hsi	tst_statr		Port1,#00000001B	IBC0, #00000101B		last_stat, 6, going_fwd	last_stat, 4, going_rev	last_stat, 2, change_dir	last_stat, zero	first_time	no_int1		last2_time, last1_time	last1_time, time	time,last2_time	time, min_hsi	tst_statf		Part1,#00000001B	IOCO, #00000101B			last_stat, 4, guing_fwd	last_stat, 6, going_rev	last_stat, 0, change_dir	last_stat, zero	first_time	no_int	•	last_stat, 0, going_fwd	last_stat, 2, going_rev	last_stat, 6, change_dir	last_stat, zero	first_time	no_int		last_stat, 2, going_fwd	last_stat, 0, going_rev	last_stat, 4, change_dir	last_stat, zero	first_time	t
5 q ſ	2 d L	br		artse Id	10	sub	dwu	<b>ل</b> ار	; set model-	orb	1 d b	tst_statr:	Jbs	sdl	sdl	cmpb	Je	br		a_fall: ld	1d	dus	dwo	<b>ל</b> ו	iset model-	orb	ldb	\$EJECT	tst_statf:	sdl	2 q f	sdl	cmpb	је	bг	•	D_rise: Jos	sqf	Jbs	cmpb	Je	ГQ		b_fall: jbs	sqf	596	cmpb	a,	2
437	438	439	440	441	442	643	444	445	446	447	448	449	450	451	452	453	454	455	456	457	458	459	460	461	462	463	464	465	466	467	468	469	470	471	472	E / 17	4/4	475	476	477	478	479	480	481	482	483	484	485	
424 3C6A4D	427 3E6A5A	42A 2094		42C A05658	42F A04056	432 685840	435 888240	438 D906		43A 91010F	43D B10515	440	440 3E6B5B	443 3C6B67	446 3A6B50	449 980068	44C DF46	44E 27B2		450 A05458	453 A04056	456 685840	459 888240	45C D906		45E 91010F	461 B10515		164	464 3C6B37	467 3E6B43	46A 38682C	16D 98006B	470 DF22	472 2057		474 386827	477 3A6B33	47A 3E6B1C	47D 98006B	480 DF12	482 2047		484 3A6B17	487 386B23	48A 3C6B0C	48D 98006B	490 DF02	

AP-248

	+-++	, add delta position							20000B ; set P2.6	; direction ≈ forward	01	, 2610		11111B ; clear P2.6	; direction = reverse	01	, 2ero		t_stat		imer_2	0111111B ; clr bit 7	051 .	, no_int		11111B i Clear P1.6		si_data interrupt routine	for mode I follows and then returns to "load_lasts"			node i HSI routine	), #01010000B		; Procedure which sets mode 1 also	i sets times to pass the tests	.lastl_time time		last2_time il	
no_int		done chk				direct	מדובר הי הי הה		PORTZ, #0100	direct,#01	position, #0	position+2,		PORT2, #1011	direct.#00	position,#0	position+2,		hsi_s0,last		tmr2_old,ti	ios1_bak,#0	ios1_bak,io	iosl_bak,7, net values		port1,#1011		i end of hs	; Koutine f			•	tmp1,hsi_sO	no_cnt	I		last2_time, last1 time,	I	tmp1.time.l tmp1.min hs	
Ът	first_time: 	9 2 C U	i		change_dir:	notb 20 inci itc	מי_אור. שי	aoina fwd:	010	ldb	add	addo	ooine rev	dbne	1 d b	sub	subc	st stat:	stb	load_lasts:	lđ	no_cnt: andb	070	jbc Presin br		no_int: andb	popf	ret		#EUEC		In_mode_1	dbne	Jne	cmp_time:		10		cmp1: sub cmp	-
486 487	484 1984	484	491	492	493	494	101	497	498	499	500	501		504	503	506	507	505	510	511	512	513	514	515	517	518	519	520	5 5 1 E 7 1	923 923	524	525	527	528	529	230	531 532	533	504 400	
2037		C46864	1			1268 20/201	JUBBUL		914010	B10168	65010030	A40032	<00D	71BF10	B10068	69010030	AB0032		C46B6A		A0282C	717F6D	90166D	376D02 7746	01/1	71BFOF	F3	FO					51506A5C	DZEA			A05658 A04056		4858405C 88845C	
2492	2494	1444 1497			2499	2499	147B	249E	249E	24A1	24A4	2448		24AD	24BO	24B3	2487	2484	2484	24BD	24BD	24CO	2403	24C6	5404	24CB	24CE	24CF				24D0	24D0	2404	2406		24D6 24D9		24DC	

24E3 D914	536	ų L	check_max_time		
	537				
24E5	538	set mode 2			
24E5 91020F	539	orb	Part1,#00000010B	; Set Pl. 1 (in mode 2)	
24EB B10015	540	1 d b	ICCO, #00000000B	Disable all HSI	
24EB A00400	541	mt_hsi: ld	zero, hsi_time	; empty the hsi fifo	
24EE 717F6D	542	andb	1051_bak,#01111111B	i clear bit 7	
24F1 90166D	543	orb	ios1_bak,ios1		
24F4 3F6DF4	544	sdl	ios1_bak,7,mt_hsi	; If hsi is triggered then clear hsi	
24F7 2012	545	bг	done_chk		
	546				
24F9	547	check_max_time:			
24F9 4858405C	548	d u a	tmp1, time, last2_time		
24FD 88865C	549	đeu	tmp1, max_hsi1	; max_hsi = addition to min hsi for	
	550			i total time	
2500 D109	551	đn	done_chk		
	552				
2502	553	set_mode_0:			
2502 71FCOF	554	andb	Port1,#11111100B	i clear P1.0,1 set mode 00	
2505 B15515	555	146	IOCO, #01010101B	; Enable all HSI	
2508 B0006B	556	ldb	last_stat, zero		
	557				
2508	558	done_chk:			
250B 482C283C	529	sub	delta_p, timer_2, tmr2_old	; get timer2 countidifference	
250F 306808	560	Jbc	direct, O, add rev		
2512	561	add fwd:			
2512 643C30	562	add	position, delta_p		
2515 A40032	563	addc	position+2, zero		
2518 27A3	564	Ъг	load_lasts		
251A	565	add_rev:			
251A 683C30	566	sub	position, delta_p		
251D AB0032	567	subc	position+2, zero		
2520 279B	568	bг	load_lasts		
	569				
	570	\$eject			
	571				
	572		SOFTWARE TIMER R	COUTINE I COUTINE I	
	573		化化化化化化化化化化化化化化化化化化化化	他还是这些这些这个人,这个人的是这个人,也是这些这些人,也是这些人的人,也是这些人的人,	
2600	575	CSEG AT 2600H			
	576				
2600	577	swt1_expired:			
	578				
2600 F2	579	pushf			
2601 91800F	580	orb	port1,#1000000B	i set port1.7	
	581	:			
2604 B10D0B	582	1 d b	int_mask,#00001101B	; enable HSI, Tovf, HSO	
2407 813906	0 8 0 7 4 4 0	qpl	HSO COMMAND.#39H		
260A 447E0A04	585	add	HSO_TIME, TIMERI, swt1_dly		
				A 130050	~~

260E A0464A	586 587	14	time_err+2.des_time+2 . Calculate time & position error	
2611 A0363A	588	14	pos_err+2, des_pos+2	
2614 48404448	589	sub	time_err,des_time,time ; values are set	
2618 A8424A	590	subc	time_err+2, time+2	
261B 48303438	591	sub	pos_err, des_pos, position	
261F AB323A	592	subc	pos_err+2, position+2	
	593			
2622 FB	594	EI		
	595	-		
2623 48484052	246	SUD	time_deita, last_time_err, time_err	
2627 A0484C	262	14	last_time_err, time_err	
	946	-		
262A 48384E50	669	9 n 5	pos_deita, last_pos_err, pos_err	
262E A0384E	009	7 0	last_pos_err, pos_err	
	601		· · · · · · · · · · · · · · · · · · ·	
	602		Time_err = Desired time to finish - current time	
	603		Pos_err = Desired position to finish - current position	
	504		ros_delta = Last position error - Lutent position error	
	605		lime_delta = Last time error - Current time error	
	606		note that errors should get smaller so deltas will be	
	607		positive for forward motion (time is always forward)	
	608			
	609			
2631	610	chk_dir:		
2631 88003A	611	cwb	pos_err+2, zero	
2634 D60D	612	9 G C	go_forward	
	613			
2636	614	go_backward:		
2636 0338	615	6au	pos_err ; Pos_err = ABS VAL (pos_err)	
2638 B10069	616	145	pum dir,#00h	
2638 R9FFF3A	617		Dos err+2,#OfffH	
263F D70A	618	i ne		
	619			
	1004	5		
CV + C	104	. premuof on		
2443 B10149	104		num dir.#01H	
VENODO 1411	104			
2440 DEC5	404			
	100	\$F.JFCT		
	626			
264B B0706C	627	ld max: ldb	pwm_pwr, max_pwr	
264E 2051	628	- PT	chksanitu	
	629			
2650	630	Chk_brk:	, Position_Error now = ABS(pos_err)	
2650 887A38	631	cmp	pos_err, pos_pnt	
2653 D11E	632	ų u ľ	held position , position error <position control="" point<="" td=""><td></td></position>	
2655 887838	633	c m D	pos err, brk pnt	
			Z/0061-A8	
				_

	636 636	braking			
80050	637		dw	pos_delta, zero	
1402 1350	639 639	-7 -	9 e e a	chk_delta pos delta	
	640	chk_delta	۰. 	1	
87650	641	U	đш	pos_delta, vel_pnt	; velocity = pos_delta/sample_time
10D	642 643	7	с ц	hald_position	, Jmp if ABS(velocity) < vel_pnt
07260	644	brake: 1	qp	pwm_pwr,max_brk	
06824	645	1	qp	tmp, direct	. If braking apply power in opposite
224	646	E	otb	tmp	; direction of current motion
02469	647	1	qp	pwm_dir,tmp	
	648				
050	044	0	<b>-</b>	1 a	
	630 651	Hald Dosi	tion		aositian hold mode
	100 100			0.05 err.#02	
	100	, -			if oncition error < 2 then turn off nomer
		•	-		
011					
				3 4 0 0 0	
01F	676		r	output	
	169				
	658	calc_out:			
DFF7424	659	E	ulub	tmp, max_hold, #255	
C3824	660	E	ulu	tmp,pos_err	; Tmp ≈ pos_err * max_hold
80050	661	U	đu	pos_delta, zero	
709	662		ne	no_bst	
504005A	663	Ð	pp	boost,#04	i Boost is integral control
45A26	664	ā	pp	tmp+2, boost	; TMP+2 = M5B(pos_err*max_hold)
002	665	q	r	c k_max	
15A	666	no_bst: c	١r	boost	
87426	667	ck_max: c	dw	tmp+2, max_hold	
103	668	-	hn	output	
07426	693	maxed: 1	P	tmp+2, max_hold	
0266C	670	output: 1	ąp	pwm_pwr,tmp+2	
	671				
	672				
	673	chk_sanit	۲.		
000	674	P	F	ld pwr	
	675	; ;			
	676				
	677	\$EJECT			
	678				
	679	ld pwr			
06C64	680	i	qp	rpwr, pwm_pwr	
264	681	E	otb	rowr	
86904	682	-	u E	num dir.O.n2fud	
	107		1		
	כסכ				

### AP-248

	Iear Per /					et P2.7					able when err is negative					umo if lower												00		lear P1.7																lear ios1bak.6	ompl Bit P1.4	revent lockup	070061_R0
		pwm_control,rpwr		nurset		part2,#10000008 ; se	pwm_control,rpwr				time err+2, zero ; do nos ta	and a			nrt nns.#(32+nns table)	opt vals	net nos. #nos table	time+2	1		des_pos,[nxt_pos]+	des_pos+2, [nxt_pos]+	des time+2, [nxt_pos]+	max_pwr.[nxt_pos]+	max_brk.max_pwr	des_pos, offset	des_pos+2, zero	last_pos_err, des_pos, positio		part1,#01111111B ; cl							ation main program				t 2800H			ios1_bak,ios1	ios1_bak, 6, control	ios1_bak,#10111111B ; c1	Part1,#00010000B ; Ca	HSI_DATA_INT PT	
pZbkwd: DI	done	1 d b	EI	Ът	p∠twd: DI	0.Tb	1 d b	EI		owrset:			ן ת ביר יייייייייייייייייייייייייייייייייי			4		c l r	det vals:	1	lđ	Id	1d	14	PI	bber	addc	sub		end_p: andb		1 0 0 0 1 1		\$EJECT							CSEG a		MAIN_PROG:	orb	Jbc	dbre	xorb	call	
684	689	686	687	ARA	689	690	691	692	693	694	695	707	207	169 198	669	2002	201	202	E02	704	705	706	707	708	709	710	711	712	713	714	C1/		718	719	720	721	722	723	724	725	726	727	728	729	0E1	167	287	733	
26AB FA	26AC /1/FIU	26AF B06417	26B2 FB	8000 E840	A C E C E C E C E C E C E C E C E C E C	2686 918010	26B9 B06417	26BC FB	1	2680	248D 880044				0760088 CJ7C	24/4 DEAA	24/8 A1002942	2466 0142	26CE		26CE A26334	26D1 A26336	26D4 A26346	26D7 A26370	26DA A07072	26DD 646034	26E0 A40036	26E3 4830344E		26E7 717F0F		ZÓEA F3	COEB FU								2800		2800	2800 90166D	2803 366D09	2806 71BF6D	2809 95100F	280C EFF5FB	

D-14



INTEL CORPORATION, 2200 Mission College Blvd., Santa Clara, CA 95052; Tel. (408) 765-8080 INTEL CORPORATION (U.K.) Ltd., Swindon, United Kingdom; Tel. (0793) 696 000 INTEL JAPAN k.k., Ibaraki-ken; Tel. 029747-8511

> Microcontroller Operation Printed in U.S.A./xxxx/0296/B10M/RP SM