AP-449

APPLICATION NOTE

A Comparison of the Event Processor Array (EPA) and High Speed Input/Output (HSIO) Unit

BRIAN HINTZMAN AUTOMOTIVE APPLICATIONS ENGINEER

March 1991

Order Number: 270968-001

Information in this document is provided in connection with Intel products. Intel assumes no liability whatsoever, including infringement of any patent or copyright, for sale and use of Intel products except as provided in Intel's Terms and Conditions of Sale for such products.

Intel retains the right to make changes to these specifications at any time, without notice. Microcomputer Products may have minor variations to this specification known as errata.

*Other brands and names are the property of their respective owners.

†Since publication of documents referenced in this document, registration of the Pentium, OverDrive and iCOMP trademarks has been issued to Intel Corporation.

Contact your local Intel sales office or your distributor to obtain the latest specifications before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from:

Intel Corporation P.O. Box 7641 Mt. Prospect, IL 60056-7641

or call 1-800-879-4683

COPYRIGHT © INTEL CORPORATION, 1995

A Comparison of the Event Processor Array (EPA) and High Speed Input/Output (HSIO) Unit

CONTENTS	PAGE
1.0 INTRODUCTION	1
1.1 General Overview	1
1.1.1 HSI/O	1
1.1.2 EPA	3
1.1.3 PTS	3
1.1.4 How to Use This Application Note	3
2.0 TIMERS	4
2.1a HSI/O Clocking	4
2.1b EPA Clocking	4
2.2a HSI/O Reset	5
2.2b EPA Reset	5
2.3a HSI/O Count Direction	6
2.3b EPA Count Direction	6
3.0 INPUTS	7
3.1a HSI/O Input Channels	7
3.1b EPA Input Channels	7
3.2a HSI/O Input Capture	7
3.2b EPA Input Capture	7
3.3a HSI/O Interrupts	8
3.3b EPA Interrupts	8
3.4a HSI/O Reading HSI Current State	9
3.4b EPA Reading EPA Current	
State	9
4.0 OUTPUTS	10
4.1a HSI/O Output Channels	10
4.1b EPA Output Channels	10
4.2a HSI/O Output Events	11
4.2b EPA Output Events	11
4.3a HSI/O Output Event Buffering (CAM)	12
4.3b EPA Output Event Buffering	12
4.4a HSI/O Event Locking	12
4.4b EPA Event Locking	12

CONTENTS

PAGE

5.0 PULSE WIDTH MODULATION OUTPUT (PWM)13
5.1a HSI/O Output Channels
5.1b EPA Output Channels
5.2a HSI/O Frequency
5.2b EPA Frequency 13
5.3a HSI/O Duty Cycle
5.3b EPA Duty Cycle 13
6.0 EPA PWM EXAMPLES
6.1 Example #1 14
6.2 Example #2 15
6.3 Example #3 16
6.4 Example #4 17
6.5 Example #5 18
7.0 CODED EXAMPLES 20
7.1 Using the HSI/O to Capture Every Eighth Rising Edge
7.2 Using the EPA to Capture Every Nth Edge21
7.3 Using the HSI/O for an Eight Entry FIFO Unit23
7.4 Using the EPA for an Eight Entry FIFO Unit24
7.5 Using the EPA to Perform Multiple Output Events in Succession
7.6 Using EPA2 to Clock TIMER2 Internally28
APPENDIX A

1.0 INTRODUCTION

In modern control applications, high speed communications with the outside world is an essential feature of today's microcontroller. To handle such signals, Intel's new generation of 16-bit microcontrollers, starting with the 8XC196KR, offers the Event Processor Array (EPA). The EPA's many abilities make it versatile and ideal for such high speed signals.

Intel's 16-bit microcontrollers prior to the 8XC196KR device provide the High Speed Input/Output unit (HSI/O) for high speed event control. The HSI/O serves as a basis for all high speed communications modules on Intel microcontrollers. The EPA is the result of an evolutionary process evaluating the needs of high speed input and output control. Because the EPA is a new peripheral module of the 16-bit microcontroller, the immediate question is how this module is comparable to its counterpart on previous MCS-96 devices. Though on the surface the HSI/O and EPA modules may appear to be vastly different, the reality is that the two are functionally very similar.

In this application note a general familiarity with the MCS-96 architecture is assumed. Its purpose is to compare the functions of the HSI/O and EPA and assist the programmer who wishes to use the EPA module and is already familiar with the HSI/O.

1.1 General Overview

1.1.1 HSI/O







The HSI/O is capable of handling timed input and output events on a number of exterior pins. There are two dedicated input pins, four dedicated outputs, and two pins that are multiplexed between input and output. The module has two internal timers for the timing and scheduling of events. Up to a total of eight incoming events, rising or falling edges, on all input pins can be buffered at once in a FIFO storage unit. Up to eight output events for all output pins can be buffered at once in the Content Addressable Memory (CAM) unit. The HSI/O also features either one or three Pulse Width Modulation channels. The HSI/O appeared on the original 8X9X device and has changed only slightly as new parts have been released. Further information on the specific differences between these devices is given below. Also see the User's Guides for the 8096BH, 8XC196KB, and 8XC196KC in the 16-Bit Embedded Controllers Handbook.

1.1.2 EPA

The EPA had many attributes similar to the HSI/O. In the case of the 8XC196KR, there are ten EPA channels, called capture/compare modules, each of which can be selected as input or output. In addition there are two compare channels dedicated to the timing of internal events only. Again the module has two internal timers for the timing and scheduling of events. Two input events are buffered separately for each pin configured as an input and one output event for each pin configured as an output. More detailed information on all these functions is provided below as well as in the 8XC196KR User's Guide in the *Automotive Products Handbook*.

1.1.3 PTS

An additional module, first introduced on the 8XC196KC and 8XC196KR, called the Peripheral

Transaction Server (PTS) greatly enhances the capabilities of the EPA. The PTS is an interrupt handler that performs very fast Direct Memory Access interrupts. These interrupts can be initiated by internal or external events, hence the close connection between the EPA and PTS. Though the PTS will not specifically be discussed here, more information can be obtained from the 8XC196KC and 8XC196KR User's Guide. Examples of using the PTS in conjunction with the EPA are given through this text.

1.1.4 HOW TO USE THIS APPLICATION NOTE

The purpose of this paper is to provide a direct, side by side comparison of the HSI/O module in the left-hand column and the EPA module in the right-hand column. Both accomplish nearly the same functions but their implementations, and therefore for the necessary software, can be quite different. Specific functions of HSI/O and EPA are discussed and, where applicable, actual code showing actions performed in both modules is provided. In some cases, examples are also given of functions that have no equivalent in the other module.

Most of the code examples for the EPA make use of the new windowing capabilities as well as the new port configuration techniques that, like the EPA itself, are new on the 8XC196KR device. The window and port functions are not described here but are discussed in the 8XC196KR User's Guide. Note that the new windowing allows many addresses outside of the 00 to FF address space to be referenced as registers. The equate statements defining the register names used in this text are defined in the appendix. Also, whenever actual times are referred to instead of state times, a 16 MHz clock frequency is assumed. Finally, where the letters BH, KB, KC, and KR appear, these refer to the 8X9XBH, 8XC196KB, 8XC196KC, and 8XC196KR respectively.

2.0 TIMERS

HSI/O

EPA

2.1a Clocking

Both TIMER1 and TIMER2 are 16-bit timers used for time stamping of incoming events and for scheduling of output events. TIMER1 is a free running timer whose only clocking mode is internal clocking once every eight state times. TIMER2 is clocked by transitions, both rising and falling edges, on either T2CLK or HSI.1 but the maximum clock rate is still once every eight state times. On the KB and KC, TIMER2 can be clocked once every state time in Fast Increment Mode and on the KC, TIMER2 can also be clocked internally.

LDB IOC0, #00H LDB IOC1, #00H LDB IOC2, #00H

- T2CLK pin is clock source
- Count up clocked by rising and falling edges on T2CLK pin
- External reset disabled
- Do not reset timer each write
- Disable overflow interrupt
- Disable fast increment mode KB and KC only

Ex. 1a. Configure TIMER2 to Count Externally

2.1b Clocking

Both TIMER1 and TIMER2 are 16-bit timers. TIM-ER1 and TIMER2 can be clocked externally through T1CLK and T2CLK or clocked internally. The maximum clock rate, internal or external, is the chip clock rate divided by 4. Internally, prescaling allows clocking at several selectable fractions of the chip clock frequency. Externally, prescaling allows clocking at several selectable fractions of the T1CLK or T2CLK frequency. TIMER1 and TIMER2 can be chained together to produce a single 32-bit counter by clocking TIMER2 with the overflow of TIMER1. A quadrature counting option allows use of the EPA with an encoder wheel.

The principle difference between the EPA and HSI/O timers is that TIMER1 is not free running, it MUST be configured in order to count whereas it formerly would automatically begin counting on start up. Also note that all functions of the timers are held in the two TIMERn_CONTROL registers rather than mixed in with the IOCn registers allowing complete configuration2 of a timer in one memory write.

LDB	WSR, #7EH
LDB	P1IO_2, #0FFH
LDB	P1SSEL2, #01H
LDB	WSR, #7CH
LDB	TIMER2_CONTROL_2, #0C8H

- P1.0 selected for input as T2CLK pin
- Count up clocked by rising and falling edges on T2CLK pin

Ex. 1b. Configure TIMER2 to Count Externally

- LDB WSR, #7CH
- LDB TIMER1_CONTROL_2, #0C2H
- LDB TIMER2_CONTROL_2, #0F0H
- TIMER1 counts up with 1 µs period
- TIMER2 counts on TIMER1 overflow and in the same direction as TIMER1

Ex. 1c. Chaining Two Timers Together

HSI/O

2.2a Reset

TIMER1 can only be reset by a chip reset. TIMER2 can be reset by a chip reset, setting bit 1 in IOC0, setting either T2RST or HSI.0 depending on the value of IOC0.5, or by any of the HSO's. On the KB and KC, both timers may be written with any value, which may also be considered "resetting" the timer.

LDB HSO_COMMAND, #8EH LD HSO_TIME, #500

- Resets TIMER1 every 500 clocks
- Event locked in CAM (KB and KC only)
- No interrupts generated by CAM or TIMER1

Ex. 2a. Reset TIMER2 with HSO

AP-449

EPA

2.2b Reset

Both timers can be reset by any of the EPA channels. Choosing the appropriate EPA control mode allows either timer to reset itself or the opposite timer. Both timers can be loaded with any time value. Though there is no auto-reload capability this function can be produced using the PTS (see Appendix 7.3).

The main difference here is that the new system has no dedicated T2RST pin for external resetting of TIM-ER2. However, any of the 10 EPA channels can be configured to reset either timer or an input event as shown below.

LDB WSR, #7CH

- LD COMP_CONTROL0_2, #0FE49H
- LD COMP__TIME0__2, #500 LDB
- TIMER1_CONTROL_2, #0C2H
- TIMER1 counts every 1 µs
- Resets TIMER1 every 500 clocks (500 µs)
- COMP0 time entry locked
- No interrupts generated by COMP0 or TIMER1

Ex. 2b. Reset TIMER2 with Compare Channel 0

LDB WSR, #7EH LDB P1IO_2, #0FFH LDB P1SSEL_2, #01H LDB WSR, #7BH LDB EPA_CONTROL0_2, #0FE23H LDB WSR, #7CH LDB TIMER2_CONTROL_2, #0C2H

- Port 1.0 is EPA input
- Captures on rising edge
- TIMER2 counts every 1 µs
- Captures TIMER1, resets TIMER2, (opposite timer)
- NOTE: MUST capture one timer and reset the OPPOSITE timer to reset on input event
- NOTE: Cannot be done without interrupts on HSI/O



HSI/O

2.3a Count Direction

In the BH part, both timers can only count up. On the KB and KC, the TIMER2 direction can be chosen by the value of Port 2.6 The timer direction cannot be controlled internally.

LDB IOC2, #02H

• TIMER2 counts down if Port 2.6 is high, up if low

Ex. 3a. Control TIMER2 Direction Externally

intel

EPA

2.3b Count Direction

Both timers can determine their count direction from either their internal timer control register or on the T1DIR and T2DIR pins. Also, the count direction of TIMER2 can be set to match that of TIMER1 so that TIMER1 and TIMER2 together perform 32-bit up/down counting.

Additionally, because the T2DIR pin is the same as the EPA2 pin, T2DIR can be controlled directly using EPA2. Setting the T2DIR as the direction control for TIMER2 and configuring EPA2 as an output allows the value of EPA2 to control the count direction of TIMER2 (see Ex. 3c.)

LDB	WSR.	#7CH
		" ' 011

- LDB P1IO_2, #0FFH
- LDB P1SSEL_2, #04H
- LDB TIMER2_CONTROL_2, #90H
- P1.2 selected as T2DIR
- TIMER2 counts up if T2DIR is high, counts down if low

Ex. 3b. Control TIMER2 Direction Externally

- LDB WSR, #7EH
- LDB P1REG_2, #0FBH
- LDB P1IO_2, #0FBH
- LDB P1SSEL_2, #04H
- LDB WSR, #7BH
- LD EPA_CONTROL2_2, #0FE70H
- LDB WSR, #7CH
- LDB TIMER1_CONTROL_2, #0C2H
- LDB TIMER2_CONTROL_2, #0C6H
- P1.2 selected as EPA2 input and T2DIR
- EPA2 toggles pin so it changes TIMER1 direction on EPA_TIME2 match
- NOTE: Time entry not locked here so a new EPA_TIME2 value must be written for each direction change

Ex. 3c. Control TIMER2 Direction Internally with EPA2

3.0 INPUTS

HSI/O

3.1a Input Channels

The HSI/O has a total of four input channels. Two are dedicated lines and two are selectable as input or output. All events recorded on these lines go directly to the FIFO unit.

3.2a Input Capture

The HSI records the time (value of TIMER1 only) of logic transitions along with the pin on which they occur in the FIFO structure. Up to eight events can be stored in the FIFO at one time. The HSI is capable of capturing events on rising edges only, falling edges only, rising and falling edges, or every 8th rising edge. Events on separate pins that occur within the same clock period are stored in the same FIFO entry. Additionally, on the KB and KC, rising edges on the P2.7 pin capture the value of TIMER2 in the T2CAP register for input event processing that bypasses the FIFO and creates its own interrupt.

CLRB	INT_PEND
LDB	IOC0, #10H
LDB	IOC1, #00H
LDB	HSI_MODE, #10H
LDB	INT_MASK, #04H
EI	

- HSI.2 input enabled
- Captures each positive edge on HSI.2
- Tags event with TIMER1 time (no choice)
- HSI interrupts on Holding Register loaded

Ex. 4a. Choosing HSI.2 as Input

EPA

3.1b Input Channels

The EPA has 10 external pins, each of which can individually be selected for input capture. Unlike the HSI/O, the EPA pins also serve as port pins. This means the pins MUST first be configured to function for the EPA and then the EPA_CONTROLn register must also be configured for capturing the appropriate input event. See the 8XC196KR User's Guide for more information on configuring the ports.

3.2b Input Capture

The EPA can time stamp input events with the time value of TIMER1 and TIMER2. In the EPA, each channel stores its input events separately in its EPA_ TIMEn register rather than mixed together as in the FIFO. Each time register is buffered allowing the storage of two input events at once. Input capture events include rising edges, falling edges, or rising and falling edges. Capture on every 8 rising edges as the HSI/O does can be handled by the EPA using the PTS with more flexibility (see Section 7.1). The T2CAP register of the KB and KC parts does not exist in the EPA because every channel is capable of performing this function and generating its own interrupt.

CLRB	INT_PEND
LDB	WSR, #7EH
LDB	P1REG_2, #0FFH
LDB	P1IO_2, #0FFH
LDB	P1SSEL_2, #04H
LDB	WSR, #7BH
LD	EPA_CONTROL2_2, #0FE20H
LDB	INT_MASK, #04H
EI	
• P1.2 sele	ected as EPA input

- Captures each rising edge
- Tags event with TIMER1 time
- EPA2 interrupts on capturing rising edge

Ex. 4b. Choosing EPA.2 as Input

HSI/O

3.3a Interrupts

All incoming events produce interrupts solely through the FIFO unit and vector through the same address in the vector table (except for TIMER2 capture on the KB and KC). Since the time of an input event from ANY pin is provided in the HSI_TIME register, this register MUST be read in the interrupt service routine to allow further interrupts from any HSI pin to occur. Also, if multiple HSI channels are used, because of the common FIFO storage unit, the interrupt service routine must decode the HSI_STATUS register to determine which channel created the interrupt.

Because of the storage space of the FIFO, several input events can be stored at once before an interrupt is required. On the BH part an interrupt can be created with one or six entries in the FIFO. With the KB and KC parts an interrupt can also be created on the fourth entry, or when the FIFO is half full.

intel

EPA

3.3b Interrupts

Unlike the HSI/O where all input interrupts are vectored to the same interrupt service routine, several of the EPA channels generate their own interrupts directly with no decoding. EPA channels 0 through 3 each have their own bits in the INT_PEND register and their own vectors allowing easy interrupt handling for these channels. EPA channels 4 through 9 and Compare channels 0 and 1 all generate interrupts to the EPAINTX bit in the INT_PEND register. However, for these interrupts, the TIJMP command has been added to the 8XC196KR instruction set to be used with the EPAIPV register allowing the use of individual interrupt routines for EVERY interrupt with very little decode overhead in determining the source of the interrupt (see Section 7.5). Similar to the HSI/O, however, the EPA_TIMEn register must be read during each interrupt service routine to allow further interrupts on that channel.

The addition of the PTS module makes the interrupt capability of the EPA even more flexible. For every interrupt produced by the EPA, it is possible to produce a PTS interrupt instead. This is done by setting the corresponding bit in the PTS_SELECT register. As long as this bit is set, all interrupts associated with this bit will be PTS interrupts. Again, see the 8XC196KR User's Guide for information on using the PTS.

CLRB	INT_PEND
LDB	WSR, #7EH
LDB	P1REG_2, #0FFH
LDB	P1IO2, #0FFH
LDB	P1SSEL2, #04H
LDB	WSR, #7BH
LD	EPA_CONTROL2_2, #0FE20H
LD	PTS_SELECT, #0004H
LDB	INT_MASK, #04H
EPTS	
EI	
• Same as rupt	previous example except uses PTS inter-

Ex. 4c. Choosing EPA2 as Input, Using PTS to Service Interrupt

HSI/O

3.4a Reading HSI Current State

The current state of any of the HSI pins can be read directly from the HSI_STATUS register. However, there are two difficulties in handling HSI interrupts.

The first is that reading the HSI__TIME register causes the next entry to be read out of the FIFO and written to the HSI_STATUS register. If two or more HSI events occurred in the same clock cycle then handling the first event will cause the HSI_STATUS register to be written over and the second event is lost. This is because all of the individual HSI interrupt bits are stored in the HSI_STATUS register. This means an extra copy of HSI_STATUS must be held in software to be sure no events are lost.

The second difficulty is that the IOS1 register is cleared every time it is read. The IOS1 register is used to indicate when the HSI Holding Register is full, when the FIFO is full, and when any of the software timers have expired. This means that an extra copy of this register also must be kept in software if one wishes to check the status of all conditions. Great care must be taken when writing software for both situations.

EPA

3.4b Reading EPA Current State

Determining the current state of any of the EPA pins can be accomplished easily by reading either the P1PIN register (EPA 0 through 7) or the P6PIN register (EPA 8 and 9). Reading bits to decode which input channel caused an interrupt is not necessary as in the HSI/O because the decoding is performed by hardware. As stated in the previous section, EPA0 through 3 have their own interrupt bits and vectors. All other EPA channels are vectored through the EPAINTX vector. Nowhere is it necessary to keep extra copies of registers to avoid losing interrupt data.

4.0 OUTPUTS

4.1a Output Channels

Four dedicated output lines are available to the HSI/O as well as the two multiplexed lines that are selectable as input or output. Output events to all six output lines are controlled solely by the CAM unit. While input events can only be time stamped by TIMER1, output events can be based on TIMER1 or TIMER2.

HSI/O

LDB HSO_COMMAND, #20H ADD HSO_TIME, TIMER1, #200

- ____, ___, ___, ___, ___,
- HSO.0 sets pin in 200 clocks of TIMER1
- TIMER1 counts every 8 state times (no choice)

Ex. 5a. Set HSO.0 Pin Based on TIMER1

4.1b Output Channels

All ten of the external EPA pins can individually be configured for output events. Each channel has its own EPA_CONTROLn and EPA_TIMEn register for the scheduling of events. EPA channels 0 and 1 and channels 2 and 3 can be "mapped" together such that all of their external events appear on EPA pins 1 and 3 respectively. Compare channels 0 and 1, though they do not seem to have external pins, can be configured to set or reset pins. Output events of Compare channel 0 appear on EPA8 and those of Compare channel 1 appear on EPA9 (EPA8/Compare0 and EPA9/Compare1 can be thought of as permanently mapped together). The remapping of channels allows two events to be scheduled to occur on one pin in quick succession, faster than could be done with interrupts. Note: the mapping of two channels together on one pin is for output events only. This does not work for input.

EPA

- LDB WSR, #7EH LDB P1REG_2, #0FEH LDB P1IO_2, #0FEH LDB P1SSEL_2, #01H LDB WSR, #7BH LD EPA_CONTROL0_2, #0FE60H LD EPA_TIME0_2, #200 WSR, #7CH LDB LDB TIMER1_CONTROL_2, #0C2H • P1.0 selected as EPA, output, initially low • EPA0 sets pin in 200 clocks of TIMER1
- TIMER1 counts every 1 µs

Ex. 5b. Set EPA0 Pin Based on TIMER1

HSI/O

4.2a Output Events

Output events are initiated immediately when the time tag of an output event matches the value on the selected timer. The HSI/O can produce a number of different "output" events, not all affecting the external pins. The unit can raise or lower the logic levels of one or a group of the pins, reset TIMER2, or initiate an A/D conversion, while each action can also optionally cause an interrupt. Using the 4 software timers the unit can cause an interrupt without taking any other action. When several software timers are used, however, the source of interrupt must be decoded because all timers use the same interrupt vector.

CLRB INT_PEND

- LDB HSO_COMMAND, #58H
- ADD HSO_TIME, TIMER2, #1000

LDB INT_MASK, #04H

• Software timer 0 set to interrupt in 1000 clocks of TIMER2

*NOTE: Decoding of interrupt source by reading IOS1

Ex. 6a. Use Software TIMER0 to Create Interrupt

EPA

4.2b Output Events

EPA output events can be initiated from a time tag match with either timer. The various events controlled are similar to those of the HSI/O including setting or resetting a pin or toggling the pin, resetting either timer, and starting an A/D conversion, where each event can be accompanied by an interrupt. The four software timers of the HSI/O are replaced in the EPA by simply allowing an interrupt to occur without performing another action.

	CLRB	INT_PEND
	LDB	WSR, #7CH
	LD	COMP_CONTROL0_2, #0FE80H
	ADD	COMPTIME02, TIMER2, # 1000
	LDB	INT_MASK, #01H
	EI	
•	• COMP0 ER2	set to interrupt in 1000 clocks of TIM-

- NOTE: TIJMP along with EPAIPV must be used to get to interrupt service routine
 - used to get to interrupt service routine

Ex. 6b. Use COMP0 to Create Interrupt

LDB	WSR, #7EH			
LDB	P1REG_2, #0FDH			
LDB	P1IO_2, #0FDH			
LDB	P1SSEL2, #02H			
LDB	WSR, #7BH			
LD	EPA_CONTROL0_2, #0FE60H			
LD	EPATIME02, #500			
LD	EPA_CONTROL1_2, #0FF50H			
LD	EPATIME12, #501			
LDB	WSR, #7CH			
LDB	TIMER1_CONTROL_2, #0C0			
• EPA0	and 1 remapped together			
• P1.1 se	lected as EPA output			
• EPA0 sets pin in 500 clocks of TIMER1, EPA1 reset pin 1 clock later				
• TIME	R1 counts every 250 ns			

Ex. 6c. Using Remap Function to Produce Two Events on One Pin

AP-449

HSI/O

4.3a Output Event Buffering (CAM)

The CAM unit allows up to eight output events to be written, or buffered, at once. Each event occurs when its time tag matches the corresponding timer value, regardless of the order events are written to the CAM.

The CAM is loaded by writing the event to the HSO_____ COMMAND register followed by writing the time to the HSO___TIME register. When the HSO___TIME register is written it may take up to eight state times to actually load the CAM. When writing multiple events to the CAM one must be careful to observe the eight state time limit in writing the HSO___TIME register.

Once an event is written to the CAM it cannot be removed if, for instance, it needs to be rescheduled. For commands that affect the external pins, writing the opposite action for the same time and pin will prevent any action from being taken while taking up two of the eight CAM entries. For other actions, such as resetting TIMER2, there is no appropriate "opposite" action. However, the entire CAM can be cleared to remove the event by setting IOC2.7 (not always a viable option).

4.4a Event Locking

On the KB and KC parts, events written to the CAM can be "locked". These events remain in the CAM instead of disappearing after executing once as normally occurs. They occur EVERY time the clock counts back around to match the time tag of the event. Care must be taken when using this option as these events can only be cleared from the CAM by clearing the entire CAM (setting bit IOC2.7) or resetting the chip.

LDB HSO_COMMAND, #0A0H ADD HSO_TIME, TIMER1, #200

• Same as Ex. 5a but event is now locked in CAM

Ex. 7a. Lock Event in CAM

EPA

4.3b Output Event Buffering

One of the main differences between the HSI/O and EPA structures is that the EPA has no CAM unit. Instead, each pin holds one timed output event in the EPA_____TIMEn register.

An EPA output event is set up by first writing to the EPA__CONTROLn register for the desired channel and then writing the EPA__TIMEn register. As soon as the event occurs, normal software or and interrupt routine can set up the next timed event.

Since all of the EPA channels have their own separate EPA_CONTROLn registers, events on different channels can be written as fast as desired. The eight state time wait period does not have to be observed as in the HSI/O. If a pending event must be changed or rescheduled, the appropriate register, either control or time, simply needs to be written over before the event takes place. Clearing all pending events is never necessary as is sometimes the case in the HSI/O.

The one advantage lost in the EPA is the scheduling of up to eight events at once as in the CAM. However, the fast interrupts of the PTS can be used to schedule many new events as soon as the previous event occurs. Also many more then eight events can be scheduled using this technique. Please see Appendix for an example.

4.4b Event Locking

The EPA also has locked events that occur every time the time tag matches the appropriate timer. Unlike the HSI/O they are easily removed when they are no longer desired. Simply writing the EPA_CONTROLX register with a new value will enable a new event that may or may not be locked, depending on the value of the RE bit.

```
LD EPA_CONTROL0_2, #0FE68H
LD EPA_TIME0_2, #200
```

• Same as Ex. 5b but event is now locked in EPA__TIME0 register

Ex. 7b. Lock Event in EPA__TIMEn

5.0 PULSE WIDTH MODULATION OUTPUT (PWM)

HSI/O

EPA

5.1a Output Channels

Another feature of Intel 16-bit microcontrollers prior to the KR device, yet functionally separate from the HSI/O structure, is the Pulse Width Modulation Output or PWM. Intended for slow response analog devices such as meters and motors, the PWM acts as a D/A converter producing a constant frequency, variable duty cycle square pulse train. The unit has its own eight-bit counter. An eight-bit PWM_CONTROL register determines on which of the 256 counts the output goes low. The BH part has one such dedicated channel while the KB and KC parts have 3 PWM pins.

5.2a Frequency

On the BH part, the PWM frequency is set where one period is equal ot 256 state times. On the KB and KC parts the period can equal 256 or 512 state times. The actual frequency is then completely determined by the chip clock frequency.

5.3a Duty Cycle

The PWM duty cycle is only selectable with eight bits of precision, it must be one of 256 discrete values. Even when the period is equal to 512 state times there is no gain in duty cycle resolution, only a change in PWM frequency. The duty cycle can be of either polarity as long as care is taken to note that time in the PWM______ CONTROL register is the time the signal goes LOW. Also note that a 0% duty cycle (always low) is achievable while 99.6% duty cycle (high) is the maximum.

LDB IOC1, #01H LDB PWM_CONTROL, #80H

• PWM with 50% duty cycle

Ex. 8. Typical Use of PWM Unit

5.1b Output Channels

The KR device has no PWM output unit. The EPA by itself or using the PTS performs the functions of a dedicated PWM unit. Using the PTS PWM Mode or PTS PWM Toggle Mode the user is able to produce any signal the PWM unit produces with much more control over the actual shape of the wave. A variety of PWM outputs can be used on any of the 10 EPA channels. A number of those possible are shown in complete program examples in Section 6.

5.2b Frequency

Where the HSI/O's PWM unit gives the user at most two frequencies to choose from, the EPA and PTS combination provides a very wide range of possible output frequencies. Depending on the process used a period range of as little as two state times up to 65536 state times (or longer) is possible. (Again, see Section 6 for examples.)

5.3b Duty Cycle

Any duty cycle of either polarity is achievable using the appropriate example found in Section 6. The resolution in selecting the duty cycle is always 1 state time. The number of different duty cycles is only limited by the number of state times in the period of the PWM signal produced.



6.0 EPA PWM EXAMPLES

6.1 Example #1

The first example stores and locks a time in an EPA__TIMEn register while the EPA__CONTROLn register instructs the EPA channel to toggle the pin. Every time the clock counts around to the time value in the EPA___TIMEn register the pin toggles. This makes a low frequency, 50% duty cycle square wave. The frequency is variable by changing the TIMER1 prescaling. No CPU overhead required.

```
EXAMPLE
              MODULE MAIN, STACKSIZE(20)
$NOLIST
$INCLUDE (KR.INC)
$LIST
STK
           EQU
                    200H
CSEG AT 2080H
                                            ; Initialize Stack Pointer
      LD
               SP,#STK
               INT_PEND
INT_PEND1
      CLRB
                                            ; Clear out interrupts
      CLRB
                                            ;
      LDB
                WSR,#7EH
                                            ; 32 byte window on 1FCOH
               PIREG_2,#OFFH
PIIO_2,#OFEH
                                            ; Turn off pull down
      LDB
      LDB
                                            ; P1.0 is output
      LDB
               P1SSEL_2,#01H
                                            ; P1.0 is EPA0
      LDB
                WSR,#7BH
                                            ; 32 byte window on 1F60H
               EPA_CONTROL0_2,#0FE78H ; TIMER1, toggle output, lock time entry
EPA_TIME0_2,#100 ; Time tag to toggle output
      LD
      LD
                WSR,#7CH ; 32 byte window on 1F80H
TIMER1_CONTROL_2,#0C2H ; Enable timer, count up, lus period
      LDB
      LD
SELF:
      SJMP
                SELF
                                             ; Let EPA take over
END
                                                                                    270968-4
```

6.2 Example #2

Here the PTS is used to produce a square wave of 50% duty cycle where the selection of frequency is much greater than in the previous example. Using the PTS PWM Mode, the interrupt adds the value of CONST1 to the value in the EPA__TIME0 register. On each interrupt the external pin is toggled. The PWM frequency is then selectable with 16 bits of resolution. This example produces a 50% duty cycle 1 KHz square wave. Very high frequency waves cannot be made, however, because two interrupt latencies will occur during each period.

```
EXAMPLE
              MODULE MAIN, STACKSIZE(20)
$NOLIST
$INCLUDE (KR.INC)
$LIST
STK
         EOU
                 200H
CSEG AT 2048H
                      PTS UNUSED0
       DCW
CSEG AT 2008H
                      EPA0 ISR
       DCW
RSEG AT 70H
       PTS_UNUSED0:
                                 DSB
                                         1
       PTS CONTROL0:
                                 DSB
                                         1
       PTS SRC0:
                                 DSW
                                         1
       CONST1:
                                DSW
                                         1
CSEG AT 2080H
       DI
       DPTS
       LD
                 SP,#STK
                                              ; Initialize Stack Pointer
       CLRB
                 INT_PEND
                                              ; Clear out interrupts
       CLRB
                 INT_PEND1
       LDB
                 PTS CONTROLO,#40H
                                             ; PTS PWM Mode
                 PTS_SRC0, #EPA_TIME0
                                             ; Source is EPA TIME0
       LD
       LD
                 CONST1, #500
                                             ; Constant for \overline{h} alf period
       LDB
                 WSR,#7EH
                                              ; 32 byte window on 1FCOH
                 P1REG_2, #0FFH
P1I0_2, #0FEH
                                             ; Turn off pull down
; P1.0 is output
       LDB
       LDB
       LDB
                 P1SSEL_2,#01H
                                              ; P1.0 is EPAO
                 WSR,#7BH
                 WSR, #7BH ; 32 byte window on 1F60H
EPA_CONTROL0_2, #0FE70H ; TIMER1, toggle output
EPA_TIME0_2, #100 ; Initial toggle time
       LDB
       LD
       LD
                 WSR, #7CH ; 32 byte window on 1F80H
TIMER1_CONTROL_2, #0C2H ; Enable timer, 1us period
       LDB
       LD
       LD
                 PTS_SELECT, #0010H
                                             ; Enable PTS interrupt for EPA0
       LDB
                 INT_MASK, #10H
                                             ; Enable EPA0 interrupts
       EPTS
       ΕT
SELF:
       SJMP
                 SELF
                                              ; Let EPA take over
EPA0_ISR:
       ÓRB
                 INT PEND,#10H
                                             ; Select PTS interrupt
       RET
END
                                                                                              270968-5
```

15



6.3 Example #3

The PTS Toggle Mode is used to produce a square wave with other than 50% duty cycle using only one EPA channel. On each interrupt either CONST1 or CONST2 is added to the EPA__TIME0 register. On the following interrupt the other constant is added. Each time the external pin is toggled. This allows specifying the high time of the signal in one constant and the low time in the other. The period of the signal is the sum of CONST1 and CONST2, the high time and the low time. This sum must be greater than the maximum interrupt latency.

```
EXAMPLE
               MODULE MAIN, STACKSIZE(20)
$NOLIST
$INCLUDE (KR.INC)
$LIST
STK
          EQU
                   200H
CSEG AT 2048H
                         PTS UNUSEDO
        DCW
CSEG AT 2008H
                         EPA0_ISR
        DCW
RSEG AT 70H
        PTS_UNUSED0:
                              DSB 1
        PTS_CONTROLO:
PTS_SRC0:
                              DSB 1
                              DSW 1
        PTS_CONST0:
                              DSW 1
        PTS_CONST1:
                              DSW 1
CSEG AT 2080H
        DT
        DPTS
        \mathbf{D}
                   SP,#STK
INT PEND
                                                   ; Initialize stack
        CLRB
                                                   ; Clear out interrupts
        CLRB
                   INT_PEND1
                                                   ;
                                                   ; PTS Toggle Mode
                   PTS CONTROLO, #42H
        LDB
                   PTS_SRC0, #EPA_TIME0
PTS_CONST0, #500
PTS_CONST1, #800
        LD
                                                   ; Source is EPA_TIME0
                                                   ; Constant for positive half cycle
; Constant for negative half cycle
        LD
        LD
                                                   ; 32 byte window on 1FCOH
; Turn off pull down
; P1.0 is output
        LDB
                   WSR, #7EH
                   P1REG_2,#0FFH
P1IO_2,#0FEH
P1SSEL_2,#01H
        LDB
        LDB
        T.DB
                                                   ; P1.0 is EPAO
        LDB
                   WSR,#7BH
                                                   ;
                                                     32 byte window on 1F60H
                   EPA_CONTROLO_2,#OFE70H ;
EPA_TIMEO_2,#100 ;
                                                   ; TIMER1, toggle output
; Initial toggle time
        LD
        LD
                   WSR, #7CH ; 32 byte window on 1F80H 
TIMER1_CONTROL_2, #0C2H ; Enable timer, lus period
        LDB
        LD
        \mathbf{PD}
                   PTS_SELECT, #0010H
                                                   ; Enable PTS interrupt for EPA0
        LDB
                   INT_MASK, #10H
                                                   ; Enable EPA0 interrupts
        EPTS
        ΕI
SELF:
        SJMP
                   SELF
                                                   ; Let EPA take over
EPA0_ISR:
                   INT PEND, #10H
        ORB
                                                   ; Select PTS interrupt
        RET
END
                                                                                                                270968-6
```

6.4 Example #4

This example does not use the PTS, it simply uses the capabilities of the EPA. EPA0 and 1 are remapped together on EPA1. EPA0 sets the pin and resets TIMER1 while EPA1 takes care of resetting the pin. No interrupts are required, however TIMER1 is dedicated to this process alone as it resets in phase with the frequency of the signal produced. This is the fastest PWM frequency possible.

```
EXAMPLE
            MODULE MAIN, STACKSIZE(20)
$NOLIST
$INCLUDE(KR.INC)
$LIST
STK
        EQU
               200H
CSEG AT 2080H
     DI
     DPTS
     LD
              SP,#STK
                                       ; Initialize stack
     CLRB
             INT PEND
                                       ; Clear out interrupts
     CLRB
             INT_PEND1
                                       ;
     LDB
             WSR,#7EH
                                      ; 32 byte window on 1FCOH
     LDB
             P1REG 2,#0FFH
                                      ; Turn off pull down
     LDB
             P1I0_2,#0FDH
                                      ; P1.1 is output
     LDB
             PISSEL_2,#02H
                                       ; P1.1 is EPA1
     LDB
             WSR,#7BH
                                       ; 32 byte window on 1F60H
             EPA_CONTROL0_2,#0FE69H
     LD
                                      ; TIMER1, set pin, reset timer, lock time
                                       ; Time tag for setting pin
     LD
              EPA_TIME0_2, #500
             EPA_CONTROL1_2,#0FF58H
EPA_TIME1_2,#150
     LD
                                      ; TIMER1, reset pin, lock time entry
     LD
                                       ; Time to reset pin
     LDB
              WSR,#7CH
                                       ; 32 byte window on 1F80H
              TIMER1_CONTROL_2, #0C2H ; Enable timer, count up, lus period
     LD
SELF:
     SJMP
              SELF
                                       ; Let EPA take over
END
                                                                          270968-7
```



6.5 Example #5

Finally, the PTS PWM Toggle Mode is used with two channels mapped together to produce a square wave of arbitrary frequency and arbitrary duty cycle. EPA0 is set up to set the pin while EPA1 is set up to reset the pin. Each time each channel performs its function it also performs a PTS interrupt that adds the constant value from its PTS Control Block to the value in its EPA__TIMEn register. The advantage of the example over the previous one is that the timer can be free running and used for other functions as well rather than resetting for every period of the square wave. Note that the constant values of the two PTS channels must be the same to preserve the duty cycle. The duty cycle is chosen by the initial value of the two EPA__TIMEn registers.

EXAME	LE N	MODULE MA	IN, ST	ACKSIZE	(20))			
\$NOLI \$INCI \$LIST	ST JUDE (KR.I S	INC)							
STK	EQU	200H							
CSEG	AT 20488 DCW	H PTS_UNUS	ED0						
CSEG	AT 20465 DCW	H PTS_UNUS	ED1						
CSEG	AT 20081 DCW	H EPA0_ISR							
CSEG	AT 2006 DCW	H EPA1_ISR							
RSEG	AT 70H PTS_UNU PTS_CON PTS_SRC CONST0:	SED0: TROL0: 0:	DSB DSB DSW DSW	1 1 1 1					
RSEG	AT 80H PTS_UNU PTS_CON PTS_SRC CONST1:	SED1: TROL1: 1:	DSB DSB DSW DSW	1 1 1 1					
CSEG	AT 2080 DI DPTS	Н							
	LD CLRB CLRB	SP,#STK INT_PEND INT_PEND	1			; ; ;	Initialize stack Clear out interrupts		
	LDB LD LD	PTS_CONT PTS_SRC0 CONST0,#	ROL0,# ,#EPA_ 500	40H TIME0					
	LDB LD LD	PTS_CONT PTS_SRC1 CONST1,#	ROL1,# ,#EPA_ 500	40H TIME1					
								27096	8_8

18

6.5 Example #5 (Continued)

	LDB LDB LDB LDB	WSR,#7EH P1REG_2,#0FFH P1IO_2,#0FDH P1SSEL_2,#02H	;;;;;	32 byte window on 1FC0H Turn off pull down P1.1 is output P1.1 is EPA1
	LDB LD LD LD LD	WSR,#7BH EPA_CONTROL0_2,#0FE60H EPA_TIME0_2,#500 EPA_CONTROL1_2,#0FF50H EPA_TIME1_2,#800	;;;;;;	32 byte window on 1F60H TIMER1, set pin 500us high time TIMER1, reset pin 800us low time
	LDB LD	WSR,#7CH TIMER1_CONTROL_2,#0C2H	; ;	32 byte window on 1F80H Enable timer, count up, lus period
	LD LDB	PTS_SELECT,#0018H INT_MASK,#18H		
	EPTS EI			
SELF	:			
•	SJMP	SELF	;	Let EPA take over
EPA0	_ISR: ORB RET	INT_PEND,#10H		
EPA1	_ISR: ORB RET	INT_PEND,#08H		
END				
				270968-9



7.0 CODED EXAMPLES

7.1 Using the HSIO to Capture Every Eighth Rising Edge

This program sets up HSI.2 for capturing on every eighth edge. On interrupt, HSI_TIME is read to allow further interrupts to occur.

```
EXAMPLE
            MODULE MAIN, STACKSIZE(20)
$NOLIST
$INCLUDE (KC.INC)
$LIST
               EQU
                       200H
      STK
CSEG AT 2004H
     DCW
               HSI2_ISR
CSEG AT 2080H
      DI
               SP,#STK
      LD
               INT_PEND
INT_PEND1
      CLRB
      CLRB
               IOC0,#10H
IOC1,#00H
      LDB
      LDB
      LDB
               IOC2,#80H
               HSI_MODE,#00H
INT_MASK,#04H
      LDB
      LDB
      ΕI
SELF:
      SJMP
               SELF
HSI2_ISR:
      PUSHF
               R0, #HSI_TIME
      LD
      POPF
      RET
END
```

270968-10

7.2 Using the EPA to Capture Every Nth Edge

This program demonstrates the use of the EPA and PTS to perform the eighth rising edge capture capability of the HSIO. In fact any arbitrary number of rising edges, falling edges, or both can be chosen by adjusting the EPA capture mode and the number of PTS cycles executed before action is taken. This program works by capturing all rising edges on EPA2. 7 rising edges are captured, each creating a PTS interrupt that simply copies EPA_TIME2 to the Zero Register to allow further interrupts. The eighth edge creates a normal interrupt that also reads EPA_ TIME2 and resets further interrupts to be PTS interrupts. This algorithm is very flexible because the EPA capture mode can be changed to falling edges or rising and falling edges. Also by adjusting the number of PTS_COUNT2 up to every 255th edge can be captured for interrupt processing.

```
EXAMPLE
            MODULE MAIN, STACKSIZE(20)
$NOLIST
$INCLUDE(KR.INC)
$LIST
STK
                 EQU 200H
                 EQU 8
PTS CYCLES
CSEG AT 2044H
     DCW
                 PTS_COUNT2
CSEG AT 2004H
     DCW
                 EPA2_ISR
RSEG AT 70H
     PTS COUNT2:
                       DSB
                             1
     PTS_CONTROL2:
                       DSB
                             1
     PTS_SRC2:
                       DSW
                             1
     PTS_DEST2:
                       DSW
                             1
RSEG AT 76H
     INCR:
                       DSW 1
CSEG AT 2080H
     DI
     DPTS
     T.D
              SP,#STK
     CLRB
              INT PEND
     CLRB
              INT PEND1
     LDB
              PTS_COUNT2, #PTS_CYCLES ; 8 PTS cycles then normal interrupt
     LDB
              PTS_CONTROL2, #90H
                                        ; PTS Single Transfer Mode
              PTS SRC2, #EPA_TIME2
                                        ; Source is EPA_TIME2
     \mathbf{LD}
     LD
              PTS_DEST2, #R0
                                        ; Destination is R0
     LDB
              WSR,#7EH
                                        ; 32 byte window on 1FCOH
              P1REG_2,#0FFH
     LDB
                                        ; Turn off pull down
              P1I0 2, #0FFH
     LDB
                                        ; EPA2 is input
     LDB
              PISSEL 2,#04H
                                        ; EPA2 is special function
              WSR,#7BH ; 32 byte window on 1F60H
EPA_CONTROL2_2,#0FE20H ; TIMER1, capture positive edges
     LDB
     LD
                                                                           270968-11
```



7.2 Using the EPA to Capture Every Nth Edge (Continued)

WSR,#7CH ; 32 byte window on 1F80H TIMER1_CONTROL_2,#0C2H ; Enable TIMER1, lus period LDB LD PTS_SELECT,#0004H LD; Select PTS interrupt for EPA2 LDB INT MASK, #04H ; Enable EPA2 interrupts EPTS ΕI SELF: SJMP ; Let EPA take over SELF EPA2_ISR: PUSHA PTS_SELECT,1,ERROR; Check for bugR0,#EPA_TIME2; Read EPA_TIME3 to allow new interruptsPTS_COUNT2,#PTS_CYCLES; Reset PTS for next 8 rising edgesPTS_SELECT,#0004H; Return to PTS cycles JBS LD LDB OR POPA RET ERROR: ORB INT PEND,#04H POPA RET END 270968-12

7.3 Using the HSIO for an Eight Entry FIFO Unit

The HSIO is set up to perform the functionality of a FIFO in hardware as part of its normal operation. One use of this structure is to capture up to eight events on one pin at a time for interrupt processing, as in this example.

```
EXAMPLE
            MODULE MAIN, STACKSIZE(20)
$NOLIST
$INCLUDE (KC.INC)
$LIST
      STK
               EQU
                       200H
CSEG AT 2004H
              HSI2_ISR
     DCW
CSEG AT 2080H
      DI
      LD
               SP,#STK
                                          ; Initialize Stack Pointer
      CLRB
               INT PEND
                                          ; Clear all interrupts
      CLRB
               INT_PEND1
                                          ;
      LDB
               IOC0,#40H
                                         ; Enable HSI.3
                                         ; HSI interrupt on FIFO full
; Clear entire CAM
               IOC1,#80H
      LDB
      LDB
               IOC2,#80H
                                       ; HSI.3 captures rising edges
; Enable HSI Data available interrupt
               HSI_MODE,#40H
INT_MASK,#04H
      LDB
      LDB
      ΕI
SELF:
      SJMP
               SELF
HSI2_ISR:
      PUSHF
      ORB
               IOS1 SAVE, IOS1
                                          ; Clear FIFO by reading out all
               IOS1_SAVE,7,FIFO_EMPTY ; entries
IOS1_SAVE,#7FH
      JBC
      ANDB
      LD
               R0, #HSI_TIME
      SJMP
               HSI2_ISR
FIFO_EMPTY:
      ANDB
               IOS1_SAVE, #7FH
      POPF
      RET
END
                                                                                270968-13
```

7.4 Using the EPA for an Eight Entry FIFO Unit



This program demonstrates the use of the EPA and PTS to perform the eight entry FIFO function of the HSIO. In fact any arbitrary number of buffered events can be captured up to 256, the maximum number of PTS cycles without interrupt. The events occurring on one channel are stored separately from the events on another channel thus removing the need for decode to discover where the event originated. The software FIFO is created by the PTS cycles where the EPA__TIME3 value is copied to memory and then the destination address is incremented. After the desired number of events have been captured, eight here, a normal interrupt occurs allowing processing of the information just obtained. This example only utilizes one channel, EPA3, and therefore only creates one software FIFO.

EXAN	1PLE I	MODULE MAIN,	STACKSIZE (20)	
\$NOI \$INC \$LIS	LIST CLUDE (KR. ST	INC)			
STK PTS_	CYCLES	EQU 200H EQU 8			
CSEC	G AT 2042 DCW	H PTS_COUNT	13		
CSEG	G AT 2002 DCW	H EPA3_ISR			
RSEG	AT 70H PTS_COU PTS_CON PTS_SRC PTS_DES	NNT3: DSB ITROL3: DSB 3: DSW IT3: DSW	1 1 1		
RSEG	G AT 76H CLRREG:	DSW	1		
RSEG	G AT 80H FIFO:	DSW	8		
CSEG	G AT 2080 DI DPTS	H			
	LD CLRB CLRB	SP,#STK INT_PEND INT_PEND1		; Initialize Stack Pointer ; Clear all pending interrupts ;	
	LD	CLRREG, #FIF	0		
CLEA	AR: ST CMP BNE	R0, [CLRREG] CLRREG, #00A CLEAR	+ 0H	; Routine to clear register area for F 270968-1	IFO 4

7.4 Using the EPA for an Eight Entry FIFO Unit (Continued)

PTS_COUNT3, #PTS_CYCLES ; 8 PTS cycles then normal interrupt LDB PTS_SRC3.#EPA TIME3 ; Single xsfer, incr and update dest LDBPTS_SRC3, #EPA TIME3 ; Source is EPA_TIME3 LD; Destination is FIFO area LDPTS DEST3, #FIFO ; 32 byte window on 1FCOH ; Turn off pull down LDB WSR,#7EH P1REG_2,#0FFH LDB LDB P1I0_2,#0FFH ; P1.3 is input LDB P1SSEL 2,#08H ; P1.3 is EPA3 WSR,#7BH ; 32 byte window on 1F60H EPA_CONTROL3_2,#0FE20H ; TIMER1, capture positive edges LDB LDWSR,#7CH ; 32 byte window on 1F80H TIMER1_CONTROL_2,#0C6H ; Enable TIMER1, 16us period LDB LD PTS SELECT,#0002H LD ; Select PTS interrupt for EPA3 INT MASK, #02H ; Enable EPA3 interrupts ORB EPTS ΕI SELF: SJMP SELF ; Let EPA take over EPA3 ISR: PUSHA ; Check for bug PTS_SELECT, 1, ERROR JBS PTS_COUNT3, #PTS_CYCLES; Reset PTS for next 8 rising edgesPTS_DEST3, #FIFO; Put dest back at beginning of FIFOPTS_SELECT, #0002H; Return to PTS cycles LDB LDB OR POPA RET ERROR: INT_PEND,#02H ORB POPA RET END 270968-15



7.5 Using the EPA to Perform Multiple Output Events in Succession

This program demonstrates the use of the EPA and PTS to perform the eight entry CAM of the HSIO for the scheduling of multiple events on one output channel. In fact any arbitrary number of buffered events can be set up to occur limited only by the speed of the PTS to set up the next pending event and the maximum number of PTS cycles without software intervention (256).

EXAMPLE MODULE MODE, STACKSIZE(20) \$NOLIST \$INCLUDE(KR.INC) \$LIST EQU 8 PTS_CYCLES CSEG AT 2042H PTS_COUNT3 DCW CSEG AT 2002H EPA3_ISR DCW RSEG AT 070H PTS_COUNT3: DSB 1 PTS_CONTROL3: PTS_SRC3: DSB 1 DSW 1 PTS DEST3: DSW 1 RSEG AT 076H DSW 1 TEMPREG: RSEG AT 080H DSW CAM0: 1 CAM1: DSW 1 CAM2: DSW 1 CAM3: DSW 1 CAM4: DSW 1 CAM5: DSW 1 CAM6: DSW 1 CSEG AT 2080H DT DPTS LDTEMPREG, #CAM0 CLEAR: ; Clearing register area for CAM RO, [TEMPREG]+ ST CMP TEMPREG, #00A0H BNE CLEAR LDTEMPREG, #CAM0 270968-16

AP-449

7.5 Using the EPA to Perform Multiple Output Events in Succession (Continued)

1000.				Loading "CAM" for many timed events
LOAD:	TD	CAMO #007DH	ί.	Loading CAN IOI many timed events
	TD TD	CAMO, #007DH	1	
		CAMI, #UUC8H	1	
	LD	CAM2,#00D1H	;	
	LD	CAM3,#0113H	;	
	LD	CAM4,#0145H	;	
	LD	CAM5,#0168H	;	
	LD	CAM6,#0172H	;	
	LDB LDB LD	PTS_COUNT3, #PTS_CYCLES PTS_CONTROL3, #8AH PTS_SRC3, #CAMO	;;;;	8 PTS cycles then normal interrupt Single transfer mode, incr and update src Source is CAM
	LD	PTS_DEST3,#EPA_TIME3	;	Destination is FIFO area
	LDB LDB	WSR,#7EH P1REG 2,#0F7H	;;	32 byte window on 1FCOH P1.3 begins low
	LDB	P1IO 2,#0F7H	;	P1.3 is output
	LDB	P1SSEL_2,#08H	;	P1.3 is EPA3
	פחז	WSD #78H		32 byte window on 1F60H
			΄.	TIMERI toggle output
		EPA TIMES 2 #0032H	΄.	Load FPA TIMES
	U	EFA_11ME5_2,#0052H	'	LOAU BER_TIMES
	LDB	WSR.#7CH	;	32 byte window on 1F80H
	LD	COMP CONTROLO 2, #0FE49H		TIMER1, lock time entry, reset timer
	LD	COMP_TIME0_2.#0172H	;	Reset timer after 370 counts
	20	, "	'	
	LD	TIMER1 2,#0FFC0H	;	Set TIMER1 to count up to 0000H
	LD	TIMER1 CONTROL 2,#0C6H	;	Enable TIMER1, 16us period
	LD	PTS_SELECT,#0002H	;	Select PTS interrupt for EPA3
	ORB	INT_MASK,#02H	i	Enable EPA3 interrupts
	EPTS			
	EI			
SELF:				
	SJMP	SELF	;	Let EPA take over
EPA3	ISR:			
	PUSHA			
	JBS	PTS SELECT, 1, ERROR	;	Check for bug
	LDB	PTS COUNT3, #PTS CYCLES	;	Reset PTS for next 8 rising edges
	LDB	PTS SRC3, #CAM0	;	Put dest back at beginning of FIFO
	LDB	WSR.#7BH	;	32 byte window on 1F60H
	LD	EPA TIME3 2,#0032H		Reset first event time
	OR	PTS SELECT. #0002H		Return to PTS cycles
	POPA			
	RET			
ERROF	k:			
	ORB	INT PEND, #02H	;	Send to PTS cycle
	POPA			-
	RET			
END				
				270968-17



7.6 Using EPA2 to Clock TIMER2 Internally

The KR device has some interesting characteristics due to the fact that the T2CLK and T2DIR pins are shared with EPA pins. Because of the way the output drivers are set up it is possible to configure an EPA channel as an output and drive one of these two clock pins with no additional hardware. This example uses EPA0 to drive T2CLK and hence clock TIMER2 "externally". Note that one can then base an EPA output event on TIMER2. Interestingly, if TIMER1 counts at its slowest rate, $16 \ \mu$ s period, the TIMER2 is clocked at its slowest rate, once every 64 edges, it is possible to schedule an event to occur approximately 50 days in the future.

```
MODULE MAIN, STACKSIZE(20)
EXAMPLE
$NOLIST
$INCLUDE (KR.INC)
$LIST
STK
        EQU
               200H
CSEG AT 2080H
     LD
             SP,#STK
             INT_PEND
     CLRB
             INT_PEND1
     CLRB
     LDB
             WSR,#1FH
                                       ; 128 byte window on 1F80H
             P1REG_0,#0FEH
     LDB
                                       ; Turn off pull down on P1.0
             P1IO_0,#OFEH
     LDB
                                       ; P1.0 is output
     LDB
             PISSEL_0,#01H
                                       ; P1.0 is T2CLK
     LDB
             WSR,#1EH
                                       ; 128 byte window on 1F00H
     \mathbf{L}\mathbf{D}
             EPA_CONTROL3_0, #0FE78H ; TIMER1, toggle output, lock time
     LD
             EPA_TIME3_0,#500
                                       ; Time tag for toggle
     LDB
              WSR,#3EH
     LDB
             TIMER1_CONTROL_1,#0C6H ; Enable timer, count up, 16us period
     LDB
             TIMER2_CONTROL_1, #OCEH ; Enable timer, external clock
SELF:
     SJMP
             SELF
                                       ; Let EPA take over
END
                                                                         270968-18
```

AP-449

APPENDIX A

	T THE TON	OF SYMBOL	ICN	VAMES	FOR THE I/O REGISTERS
	OF THE	8XC196KR			
	(C) INT	EL CORPORA	ATIC	DN 19	89
***********	*******	*******	* * * *	****	******
ર0	EQU 00)H:WORD	;]	R	ZERO REGISTER
ZERÓ	EQU OC)H:WORD	; 1	R	ZERO REGISTER
TS SELECT	EQU 04	H:WORD	; 1	R/W	
PTS SRV	EQU 06	H:WORD	;]	R/W	
INT MASK	EOU 08	BH:BYTE	;]	R/W	
INT PEND	EOU 09	H:BYTE	: 1	R/W	
VATCHDOG	EQU 07	H·BYTE		, W	WATCHDOG TIMER
INT PEND1	FOU 12	HIBYTE	· .	R/₩	
	EQU 12			D/W	
ACD NADKI	EQU 1.				
VSK	EQU 14	H:BITE			
sР	EQU IS	SH:WORD	; 1	K/W	
SFR DEFINIT	********* IONS FOR R NITIONS FC	EGISTERS (R THE SAM)	*** OUTS E RI	***** SIDE EGIS1	**************************************
****	*****	****	***	****	**********
LABEL:					FOR USE WITH WSR VALUE:
POPIN	EOU	01FDAH:B	YTE	; R/	W
POPIN 0	EOU	ODAH: B	YTE	: R/	W 1FH
POPTN 1	EOU	ODAH · B	YTE	• R	W 3FH
NDIN 2	FOU	OFAH.B	VTT	· D	
OPIN_2	FQU	UPAN:D	ITP	; R/	W /EH
1 D T NI	FOU	01 50 611 . 0	VIII	. D	
PIPIN	EQU	OILEDOH: B	YTE	; R	
	EOU	0D6H:B	YTE	; R	1FH
P1PIN_0	220		3700	_	ЗЕН
P1PIN_0 P1PIN_1	EQU	0D6H:B	ITE	; R	51 11
P1PIN_0 P1PIN_1 P1PIN_2	EQU EQU	0D6H:B 0F6H:B	YTE	; R ; R	7EH
PIPIN_0 PIPIN_1 PIPIN_2 PIREG	EQU EQU EQU	0D6H:B 0F6H:B 01FD4H:B	YTE YTE YTE	; R ; R ; R/	7EH W
P1PIN_0 P1PIN_1 P1PIN_2 P1REG P1REG 0	EQU EQU EQU EQU	0D6H:B 0F6H:B 01FD4H:B 0D4H:B	YTE YTE YTE YTE	; R ; R ; R/ ; R/	7EH W W 1FH
21PIN_0 21PIN_1 21PIN_2 21REG 21REG_0 21REG_1	EQU EQU EQU EQU EQU	0D6H:B 0F6H:B 01FD4H:B 0D4H:B 0D4H:B	YTE YTE YTE YTE YTE	; R ; R ; R/ ; R/ ; R/ ; R/	7EH W W 1FH W 3FH
21PIN_0 21PIN_1 21PIN_2 21REG 21REG_0 21REG_1 21REG_2	EQU EQU EQU EQU EQU	0D6H:B 0F6H:B 01FD4H:B 0D4H:B 0D4H:B 0D4H:B	YTE YTE YTE YTE YTE	; R ; R ; R/ ; R/ ; R/	7EH W W 1FH W 3FH W 7EH
PIPIN_0 PIPIN_1 PIPIN_2 PIREG PIREG_0 PIREG_1 PIREG_2 PIREG_2	EQU EQU EQU EQU EQU EQU	0D6H:B 0F6H:B 01FD4H:B 0D4H:B 0D4H:B 0F4H:B 0F4H:B	YTE YTE YTE YTE YTE YTE	; R ; R ; R/ ; R/ ; R/ ; R/	7EH W W 1FH W 3FH W 7EH
PIPIN_0 PIPIN_1 PIPIN_2 PIREG_0 PIREG_1 PIREG_2 PIREG_2 PIIO_0	EQU EQU EQU EQU EQU EQU	0D6H:B 0F6H:B 01FD4H:B 0D4H:B 0D4H:B 0F4H:B 0F4H:B 01FD2H:B	YTE YTE YTE YTE YTE YTE YTE	; R ; R ; R/ ; R/ ; R/ ; R/	7EH W W 1FH W 3FH W 7EH W
PIPIN 0 PIPIN 1 PIPIN 2 PIREG 0 PIREG 1 PIREG 2 PIIO 0 PIIO 0	EQU EQU EQU EQU EQU EQU EQU	0D6H:B' 0F6H:B' 01FD4H:B' 0D4H:B' 0D4H:B' 0F4H:B' 01FD2H:B' 0D2H:B' 0D2H:B'	YTE YTE YTE YTE YTE YTE YTE	; R ; R ; R/ ; R/ ; R/ ; R/ ; R/	7EH 7EH W W 1FH W 3FH W 7EH W W 1FH W 1FH
PIPIN_0 PIPIN_1 PIPIN_2 PIREG_0 PIREG_1 PIREG_2 PIREG_2 PIIO_0 PIIO_0 PIIO_1	EQU EQU EQU EQU EQU EQU EQU EQU	0D6H:B' 0F6H:B' 01FD4H:B' 0D4H:B' 0F4H:B' 01FD2H:B' 0D2H:B' 0D2H:B'	YTE YTE YTE YTE YTE YTE YTE YTE	; R ; R ; R/ ; R/ ; R/ ; R/ ; R/ ; R/	7EH 7EH W W 1FH W 3FH W 7EH W W 1FH W 3FH
P1PIN_0 P1PIN_1 P1PIN_2 P1REG P1REG_0 P1REG_1 P1REG_2 P1IO_0 P1IO_0 P1IO_1 P1IO_2	EQU EQU EQU EQU EQU EQU EQU EQU	0D6H:B' 0F6H:B' 01FD4H:B' 0D4H:B' 0F4H:B' 01FD2H:B' 0D2H:B' 0D2H:B' 0F2H:B'	YTE YTE YTE YTE YTE YTE YTE YTE YTE YTE	; R ; R ; R/ ; R/ ; R/ ; R/ ; R/ ; R/ ;	7EH W W 1FH W 3FH W 7EH W 7EH W 1FH W 3FH W 3FH
PIPIN_0 PIPIN_1 PIPIN_2 PIREG_0 PIREG_1 PIREG_2 PIIO_0 PIIO_1 PIIO_2 PISSEL	EQU EQU EQU EQU EQU EQU EQU EQU	0D6H:B 0F6H:B 01FD4H:B 0D4H:B 0D4H:B 0F4H:B 01FD2H:B 0D2H:B 0D2H:B 0F2H:B 0F2H:B	YTE YTE YTE YTE YTE YTE YTE YTE YTE YTE	; R R R R R R R ; R R ; R R R R R R R R	7EH W W 1FH W 3FH W 7EH W W 1FH W 3FH W 7EH W 7EH
21PIN_0 21PIN_1 21PIN_2 21REG_0 21REG_1 21REG_2 21IO_0 21IO_1 21IO_2 21SSEL_0	EQU EQU EQU EQU EQU EQU EQU EQU EQU	0D6H:B' 0F6H:B' 0DFD4H:B' 0D4H:B' 0D4H:B' 0F4H:B' 0D2H:B' 0D2H:B' 0F2H:B' 0F2H:B' 0FD0H:B'	YTE YTE YTE YTE YTE YTE YTE YTE YTE YTE	; R R R R R R R R ; R R R R R R R R R R	7EH 7EH W W 1FH W 3FH W 7EH W W 1FH W 7EH W 7EH W 1FH
P1PIN_0 P1PIN_1 P1PIN_2 P1REG P1REG_0 P1REG_1 P1REG_2 P1IO_0 P1IO_1 P1IO_1 P1SSEL P1SSEL_0 P1SSEL_1	EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	0D6H:B' 0F6H:B' 0DFD4H:B' 0D4H:B' 0D4H:B' 0F4H:B' 0DF4H:B' 0D2H:B' 0D2H:B' 0D2H:B' 0D2H:B' 0D0H:B'	YTE YTE YTE YTE YTE YTE YTE YTE YTE YTE	; R R/ ; R R/ ; R R/ ; R R/ R/ R/ R/ R/ R/ R/ R/ R/ R/ R/ R/	7EH 7EH W W 1FH W 3FH W 7EH W 1FH W 3FH W 7EH W 1FH W 1FH W 3FH
P1PIN_0 P1PIN_1 P1PIN_2 P1REG_0 P1REG_1 P1REG_2 P1IO_0 P1IO_1 P1IO_2 P1IO_2 P1SSEL_0 P1SSEL_1 P1SSEL_2	EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	0D6H:B' 0F6H:B' 0D4H:B' 0D4H:B' 0F4H:B' 0F4H:B' 0D2H:B' 0D2H:B' 0F2H:B' 01FD0H:B' 0D0H:B' 0F0H:B'	YTE YTE YTE YTE YTE YTE YTE YTE YTE YTE	; R R / R / R / R / R / R / R / R / R /	7EH W W 1FH W 3FH W 7EH W W 1FH W 3FH W 7EH W 3FH W 7EH
21PIN_0 21PIN_1 21PIN_2 21REG_0 21REG_0 21REG_2 21RO_0 21IO_0 21IO_1 21IO_2 21SSEL_0 21SSEL_0 21SSEL_1 21SSEL_2 22PIN	EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	0D6H:B' 0F6H:B' 0D4H:B' 0D4H:B' 0F4H:B' 0F2H:B' 0D2H:B' 0D2H:B' 0F2H:B' 0D0H:B' 0D0H:B' 0D0H:B' 0F0H:B' 0F0H:B'	YTE YTE YTE YTE YTE YTE YTE YTE YTE YTE	; R R / R / R / R / R / R / R / R / R /	7EH 7EH W W 1FH W 3FH W W 1FH W 3FH W 7EH W 1FH W 3FH W 7EH
P1PIN_0 P1PIN_1 P1PIN_2 P1REG P1REG_0 P1REG_1 P1REG_2 P1IO_0 P1IO_1 P1IO_2 P1SSEL P1SSEL_1 P1SSEL_2 P2PIN P2PIN P2PIN P2PIN P2PIN 0	EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	0D6H:B' 0F6H:B' 0D4H:B' 0D4H:B' 0D4H:B' 0F4H:B' 0D2H:B' 0D2H:B' 0D2H:B' 0D2H:B' 0D0H:B' 0D0H:B' 0F0H:B' 0F0H:B' 0CFH:B'	YTE YTE YTE YTE YTE YTE YTE YTE YTE YTE	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	7EH 7EH W W 1FH W 3FH W W 1FH W 3FH W 7EH W W 1FH W 3FH W 7EH 1FH
P1PIN_0 P1PIN_1 P1PIN_2 P1PEG P1REG_0 P1REG_1 P1REG_2 P1IO_2 P1IO_2 P1IO_2 P1SSEL_0 P1SSEL_1 P1SSEL_2 P2PIN_0 P2PIN_1	EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	0D6H:B' 0F6H:B' 0D7D4H:B' 0D4H:B' 0D4H:B' 0F4H:B' 0D7H:B' 0D7H:B' 0D7H:B' 0D7H:B' 0D0H:B' 0F0H:B' 0F0H:B' 0FCFH:B' 0CFH:B'	YTE YTE YTE YTE YTE YTE YTE YTE YTE YTE	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	7EH 7EH 1FH 3FH 7EH 7EH 7EH 7EH 7EH 7EH 7EH 7E
P1PIN_0 P1PIN_1 P1PIN_2 P1PEG_0 P1REG_0 P1REG_2 P1REG_2 P1IO_0 P1IO_0 P1IO_2 P1SSEL_0 P1SSEL_1 P1SSEL_2 P2SPIN_0 P2PIN_1 P2PIN_2 P1PIN_2	EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	0D6H:B' 0F6H:B' 0D4H:B' 0D4H:B' 0F4H:B' 0F4H:B' 0D2H:B' 0D2H:B' 0F2H:B' 0D0H:B' 0D0H:B' 0F0H:B' 0F0H:B' 0F0H:B' 0CFH:B' 0CFH:B' 0CFH:CFH:C' 0FFH:C'	YTE YTE YTE YTE YTE YTE YTE YTE YTE YTE	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	7EH W W 1FH W 3FH W 7EH W W 1FH W 3FH W 7EH W 1FH W 3FH W 7EH IFH 3FH 7EH
21PIN_0 21PIN_1 21PIN_2 21REG 21REG_0 21REG_1 21REG_2 21IO_0 21IO_0 21IO_1 21IO_2 21SSEL_0 21SSEL_1 21SSEL_2 22PIN_0 22PIN_1 22PIN_2 22PIN_	EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	0D6H:B' 0F6H:B' 0D4H:B' 0D4H:B' 0D4H:B' 0F4H:B' 0D2H:B' 0D2H:B' 0D2H:B' 0D2H:B' 0D0H:B' 0D0H:B' 0F0H:B' 0CFH:B' 0CFH:B' 0CFH:B' 0EFH:B'	YTE YTE YTE YTE YTE YTE YTE YTE YTE YTE	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	7EH 7EH W W 1FH W 3FH W 7EH W 1FH W 3FH W 7EH W W 1FH W 7EH IFH 3FH 7EH
P1PIN_0 P1PIN_1 P1PIN_2 P1PEG_0 P1REG_0 P1REG_1 P1REG_2 P1IO_0 P1IO_1 P1IO_2 P1SSEL_0 P1SSEL_1 P1SSEL_2 P2PIN_0 P2PIN_1 P2PIN_2 P2PIN_2 P2PIN_0 P2PIN_2 P2PIN_0 P2PIN_2 P2PIN_0 P2PIN_2 P2PIN_0 P2PIN_2 P2PIN_0 P2PIN_2 P2PIN_0 P2PIN_2 P2PIN_0 P2PIN_2 P2PIN_0 P2P	EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	0D6H:B' 0F6H:B' 0D4H:B' 0D4H:B' 0D4H:B' 0F4H:B' 0D2H:B' 0D2H:B' 0D2H:B' 0D7DH:B' 0D0H:B' 0D0H:B' 0F0H:B' 0CFH:B' 0CFH:B' 0CFH:B' 0CFH:B' 0CFH:B'	YTE YTE YTE YTE YTE YTE YTE YTE YTE YTE	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	7EH 7EH W W 1FH W 3FH W 7EH W 1FH W 3FH W 7EH W W 1FH W 3FH W 7EH IFH 3FH 7EH W W 1FH
P1PIN_0 P1PIN_1 P1PIN_2 P1PEG_0 P1REG_0 P1REG_2 P1IO_0 P1IO_1 P1IO_2 P1SSEL_0 P1SSEL_1 P1SSEL_2 P2PIN_0 P2PIN_1 P2PIN_1 P2PIN_2 P2PIN_1 P2PIN_2 P2PIN_2 P2PIN_0 P2PIN_2 P2P	EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	0D6H:B' 0F6H:B' 0D4H:B' 0D4H:B' 0D4H:B' 0F4H:B' 0D2H:B' 0D2H:B' 0D2H:B' 0F2H:B' 0D0H:B' 0F0H:B' 0F0H:B' 0CFH:B' 0EFH:B' 01FCDH:B' 0CFH:B' 0CFH:B'	YTE YTE YTE YTE YTE YTE YTE YTE YTE YTE	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	7EH 7EH 7EH 1FH 3FH 7EH 7EH 7EH 7EH 7EH 7EH 7EH 7E
21PIN_0 21PIN_1 21PIN_2 21REG_0 21REG_0 21REG_2 21REG_2 21IO_0 21IO_0 21IO_1 21IO_2 21SSEL_0 21SSEL_0 21SSEL_1 21SSEL_2 22PIN_0 22PIN_0 22PIN_1 22PIN_2 22REG_0 22REG_0 22REG_0 22REG_1	EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	0D6H:B' 0F6H:B' 0D4H:B' 0D4H:B' 0D4H:B' 0D702H:B' 0D2H:B' 0D2H:B' 0D70H:B' 0D0H:B' 0D0H:B' 0D0H:B' 0CFH:B' 0CFH:B' 0CFH:B' 0CFH:B' 01FCDH:B' 01FCDH:B' 01FCDH:B' 01FCDH:B' 01FCDH:B' 01FCDH:B'	YTE YTE YTE YTE YTE YTE YTE YTE YTE YTE	; R R , R R R R R R R R R R R R R R R R	7EH 7EH 9 9 1FH 9 3FH 9 9 1FH 9 3FH 9 9 1FH 9 7EH 9 9 1FH 9 7EH 9 1FH 9 3FH 9 7EH 9 7
P1PIN_0 P1PIN_1 P1PIN_2 P1REG_0 P1REG_0 P1REG_2 P1REG_2 P1REG_2 P1IO_0 P1IO_1 P1IO_2 P1SSEL_0 P1SSEL_1 P1SSEL_2 P2PIN_0 P2PIN_0 P2PIN_1 P2PIN_2 P2REG_0 P2REG_1 P2REG_2	EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	0D6H:B' 0F6H:B' 0D4H:B' 0D4H:B' 0D4H:B' 0F4H:B' 0D2H:B' 0D2H:B' 0D2H:B' 0D0H:B' 0D0H:B' 0F0H:B' 0F0H:B' 0CFH:B	YTE YTE YTE YTE YTE YTE YTE YTE YTE YTE	; R R/ ;	7EH 7EH W W 3FH W 7EH W 1FH W 3FH W 7EH W 1FH W 3FH W 7EH W 1FH SFH V 7EH 1FH SFH V 1FH SFH V YEH W 7EH

intel

P2IO 0	EOU	OCBH:BYTE ;	R/W	1FH	
P210 1	EOU	OCBH:BYTE ;	R/W	3FH	
P2T0 2	EOU	OEBH BYTE :	R/W	7EH	
DOCCET	FOU	OIECOH·BYTE :	R/W		
DOCCET O	EQU	OCOULDYTE ,	D/W	100	
P2SSEL_U	EQU	UC9H:BITE ;	R/W	1111	
P2SSEL_1	EQU	OC9H:BYTE ;	R/W	3FH	
P2SSEL_2	EQU	OE9H:BYTE ;	R/W	7EH	
DODIN	FOU	AIFFFH.BVTF .	D		
DODIN O	EQU	OFFIL DYEE	D D	1 12 11	
PSPIN_0	EQU	OFEN.BITE ,	r D		
P3PIN_I	EQU	UFEH:BITE ;	R	3FH	
P3PIN_2	EQU	OFEH:BYTE ;	R _ /	/F'H	
P3REG	EQU	OIFFCH:BYTE ;	R/W		
P3REG_0	EQU	OFCH:BYTE ;	R/W	1FH	
P3REG 1	EQU	OFCH:BYTE ;	R/W	3FH	
P3REG_2	EQU	OFCH:BYTE ;	R/W	7FH	
DADIN	DOM		D		
F4FIN DADIN C	EQU	OTELET: BITE ;	л Л	1.50	
P4PIN_0	EQU	OFFH:BYTE ;	ĸ	TL.H	
P4PIN_1	EQU	OFFH:BYTE ;	R	ЗFН	
P4PIN_2	EQU	OFFH:BYTE ;	R	7FH	
P4REG	EQU	01FFDH:BYTE ;	R/W		
P4REG 0	EQU	OFDH:BYTE ;	R/W	1FH	
P4REG 1	EQU	OFDH:BYTE ;	R/W	3FH	
P4REG_2	EQU	OFDH:BYTE ;	R/W	7FH	
_					
P5PIN	EQU	01FF7H:BYTE ;	R		
P5PIN_0	EQU	OF7H:BYTE ;	R	1FH	
P5PIN 1	EQU	OF7H:BYTE ;	R	ЗFН	
P5PIN 2	EQU	OF7H:BYTE ;	R	7FH	
P5REG	EQU	01FF5H:BYTE ;	R/W		
P5REG 0	EQU	OF5H:BYTE ;	R/W	1FH	
P5REG 1	EOU	OF5H:BYTE :	R/W	3FH	
P5REG 2	EOU	OF5H·BYTE :	R/W	7FH	
P5T0	FOU	OIFF3H·BYTE ·	R/W		
P510 0	FOU	OFSH.BYTE .	D/M	160	
1 J 10_0 D 5 10_1	EQU	OFSU.DYME	D/W	250	
P510_1	EQU	UFSH:BITE ;	R/W	JF H	
P510_2	EQU	UF3H:BYTE ;	R/W	/E'H	
PSSSEL	EQU	UIFFIH:BYTE ;	K/W		
PSSSEL_0	EQU	OF1H:BYTE ;	R/W	1FH	
P5SSEL_1	EQU	OF1H:BYTE ;	R/W	3FH	
P5SSEL_2	EQU	OF1H:BYTE ;	R/W	7FH	
P6PIN	FOU	01FD7H·BYTE ·	R		
PEPTN 0			P	164	
DCDTN 1			D	200 200	
LOFIN_1	EQU EQU	ODIN: DILL ;	7	3F N 7 D U	
POPIN_2	EQU	UF/H:BYTE ;	K D (D	/EH	
POREG	EQU	UIFD5H:BYTE ;	K/W		
P6REG_0	EQU	OD5H:BYTE ;	R/W	1FH	
P6REG_1	EQU	OD5H:BYTE ;	R/W	3FH	
P6REG_2	EQU	OF5H:BYTE ;	R/W	7EH	
P6IO	EQU	01FD3H:BYTE ;	R/W		
P6IO 0	EQU	OD3H:BYTE ;	R/W	1FH	
P6I0 1	EOU	0D3H:BYTE	R/W	3FH	
P610 2	EOU	OF3H BYTE	R/W	7EH	
PASSEL	10 <u>2</u> 1	OIFDIH·BYTE ·	B/W		
DECET O	EQU		11/W	1 1211	
DASSEL U	EQU	ODIN: DITE ;	л/W	75 U T C U	
LOSSET_T	ЕQU	VDIN:BITE ;	r/W	JE H	270069 20
					210908-20

A-2

٦

P6SSEL_2	EQU	OF1H:BYTE	;	R/W	7EH	
TTMER1	EOU	01F9AH WORD	:	R/W		
TIMERI 0	EOU	09AH:WORD		R/W	1FH	
TIMER1 1	EOU	ODAH:WORD		R/W	3EH	
TIMER1 2	EOU	OFAH · WORD	<u>,</u>	R/W	7CH	
TIMERI CONTROL	EOU	01F98H·BYTE	<u>.</u>	R/W		
TIMERI CONTROL 0	EOU	011 9011.0110	ί.	R/W	158	
TIMERI CONTROL I	EOU	OD8H·BYTE	Έ.	R/W	ЗЕН	
TIMERI CONTROL 2	EOU	OF8H BYTE	'	R/W	7CH	
TIMER2	EOU	01F9EH:WORD		R/W		
TIMER2 0	EOU	09EH:WORD	÷	R/W	1FH	
TIMER2 1	EOU	ODEH:WORD		R/W	3EH	
TIMER2 2	EÕU	OFEH:WORD	÷	R/W	7CH	
TIMER2 CONTROL	EOU	01F9CH:BYTE	÷	R/W		
TIMER2 CONTROL 0	EÕU	09CH:BYTE	÷	R/W	1FH	
TIMER2 CONTROL 1	EOU	ODCH: BYTE	;	R/W	3EH	
TIMER2_CONTROL_2	EQU	OFCH:BYTE	;	R/W	7CH	
SP_BAUD	EQU	01FBCH:WORD	;	W		
SP_BAUD_0	EQU	0BCH:WORD	;	W	1FH	
SP BAUD 1	EQU	0FCH:WORD	;	W	3EH	
SP_BAUD_2	EQU	OFCH:WORD	;	W	7DH	
SP CONTROL	EQU	01FBBH:BYTE	;	R/W		
SP CONTROL 0	EQU	0BBH:BYTE	;	R/W	1FH	
SP CONTROL 1	EQU	OFBH:BYTE	;	R/W	3EH	
SP CONTROL 2	EQU	OFBH:BYTE	;	R/W	7DH	
SP_STATUS	EQU	01FB9H:BYTE	;	R/W		
SP STATUS 0	EQU	0B9H:BYTE	;	R/W	1FH	
SP_STATUS_1	EQU	OF9H:BYTE	;	R/W	3EH	
SP_STATUS_2	EQU	OF9H:BYTE	;	R/W	7DH	
SBUF_TX	EQU	01FBAH:BYTE	;	R/W		
SBUF_TX_0	EQU	0BAH:BYTE	;	R/W	1FH	
SBUF_TX_1	EQU	OFAH:BYTE	;	R/W	3EH	
SBUF_TX_2	EQU	OFAH:BYTE	;	R/W	7DH	
SBUF_RX	EQU	01FB8H:BYTE	;	R/W		
SBUF_RX_0	EQU	0B8H:BYTE	;	R/W	1FH	
SBUF_RX_1	EQU	OF8H:BYTE	;	R/W	3EH	
SBUF_RX_2	EQU	OF8H:BYTE	;	R/W	7DH	
EPAIPV	EQU	01FA8H:BYTE	;	R		
EPAIPV_0	EQU	0A8H:BYTE	;	R	1FH	
EPAIPV_1	EQU	0E8H:BYTE	;	R	3EH	
EPAIPV_2	EQU	0E8H:BYTE	;	R	7DH	
EPA_PEND	EQU	01FA2H:WORD	;	R/W		
EPA_PEND_0	EQU	0A2H:WORD	;	R/W	1FH	
EPA_PEND_1	EQU	0E2H:WORD	;	R/W	3EH	
EPA_PEND_2	EQU	0E2H:WORD	;	R/W	7DH	
EPA_PEND1	EQU	01FA6H:BYTE	;	R/W		
EPA_PEND1_0	EQU	OA6H:BYTE	;	R/₩	1 FH	
EPA_PEND1_1	EQU	OE6H:BYTE	;	R/W	3EH	
EPA_PEND1_2	EQU	OE6H:BYTE	;	R/W	7DH	
EPA_MASK	EQU	01FA0H:WORD	;	R/W		
EPA_MASK_0	EQU	0A0H:WORD	;	R/W	1FH	
EPA_MASK_1	EQU	0E0H:WORD	;	R/W	3EH	
EPA_MASK_2	EQU	0E0H:WORD	;	R/W	7DH	
EPA_MASK1	EQU	01FA4H:WORD	;	R/W		BUGmust write as word
EPA_MASK1_0	EQU	0A4H:WORD	;	R/W	1FH	
						270968-21

Г

	EDA MASKI 1	FOU	OF4H WORD	R	/107	ЗЕН	
	EDA MACK1 2	EQU	OFALL WODD	, IV,	/57	701	
	EPA_MASKI_2	EQU	UE4H:WORD ;	; R,	/ W	/DH	
	USFR	EQU	01FF6H:BYTE	;	W		
	USFR 0	EOU	OF6H:BYTE	:	W	1FH	
	UCED 1	EOU	OFCH. DVTF		747	250	
	USFR_1	EQU	UF6H:BITE	;	w	JF H	
	USFR_2	EQU	OF6H:BYTE	;	W	7FH	
1							
	SLPCMD	EOU	01FFAH BYTE	: R	/₩		
		EOU	OFAU. DYDE		/107	1 1211	
	STECHD_0	EQU	UFAH: BILL	; R	/ ₩	111	
	SLPCMD_1	EQU	OFAH:BYTE	; R.	/₩	3FH	
	SLPCMD 2	EQU	OFAH:BYTE	; R.	/W	7FH	
	SLPSTAT	EOU	01FF8H·BYTE	• R	/ 167		
	CIDCENE O	EQU	OFOU.DVE		/107	1 17 11	
	SLPSTAT_0	ΕQU	UF8H:BITE	; R	/ W	IFH	
	SLPSTAT_1	EQU	OF8H:BYTE	; R.	/₩	3FH	
	SLPSTAT 2	EQU	OF8H:BYTE	; R.	/W	7FH	
	SLPFINBEG	EOU	01FFBH·BYTE	• R	/w		
	CLDEINDEC 0	EOU	OFDU. DYER		/1.7	1 17 11	
	SLPFONREG_0	EQU	UFBH:BITE	; R	/ W	TEH	
	SLPFUNREG_1	EQU	OFBH:BYTE	; R.	/W	3FH	
	SLPFUNREG 2	EOU	OFBH:BYTE	; R	/W	7FH	
		FOU			/ 547		
	AD_IIME	ΕQU	ULFAFH: BILL	; R.	/ W		
	AD_TIME_0	EQU	OAFH:BYTE	; R.	/W	1FH	
	AD TIME 1	EQU	OEFH:BYTE	; R	/W	3EH	
	AD TIME 2	EOU	0EFH·BYTE	R	/₩	7DH	
		EOU	OIEAEU. DYTE		/1.1	, 211	
	AD_IESI	EQU	UIFALH: BITL	; R	/ ٧٧		
	AD_TEST_0	EQU	OAEH:BYTE	; R	/W	1FH	
	AD TEST 1	EQU	OEEH:BYTE	; R.	/W	3EH	
	AD_TEST_2	EOU	OEEH:BYTE	: R	/₩	7DH	
		FOU	OIEACU. DYTE		/1.7		
	AD_COMMAND	EQU	UIFACH: BILL	; R	/ / /		
	AD_COMMAND_0	EQU	OACH:BYTE	; R	/W	1FH	
	AD COMMAND 1	EQU	0ECH:BYTE	; R	/W	3EH	
ł	AD COMMAND 2	EOU	0ECH:BYTE	: R	/W	7DH	
	AD PESILIT	FOU	01EAAH WORD	• D	/ 547		
	AD_RESULT	LQU	OTFAAIL WORD	, 1	/ **		
	AD_RESULT_0	EQU	UAAH:WORD	; R	/ W	TF.H	
	AD_RESULT_1	EQU	0EAH:WORD	; R	/W	3EH	
	AD RESULT 2	EOU	0EAH:WORD	; R	/W	7DH	
		-			,		
	CCTO DAUD	FOU			T-7		
	SSTO BAUD	EQU	ULFB4R: DITE	,	W		
	SSIO_BAUD_0	EQU	0B4H:BYTE	;	W	1FH	
	SSIO BAUD 1	EQU	OF4H:BYTE	;	W	3EH	
	SSIO BAUD 2	EOU	OF4H:BYTE		w	7DH	
	SETO_STOP1	FOU	01 ED 211 . DV TE		/1.7	1011	
	SSIC_SICKI	EQU	UIFBSH:BITE	, <u>r</u>	/ **		
	SSIO_STCRI_0	EQU	OB3H:BYTE	; R	/W	1FH	
	SSIO STCR1 1	EQU	OF3H:BYTE	; R	/W	3EH	
	SSIO_STCR1_2	EOU	0F3H:BYTE	: R	/W	7DH	
	SSTO STRI	FOU	01	. D	/147		
	3310_31B1	EQU	OIF BZH. BITE	, r	/ **		
	SSIO_STBI_0	EQU	OB5H:BLLE	; R	/ W	TE.H	
	SSIO STB1 1	EQU	OF2H:BYTE	; R	/W	3EH	
	SSIO STB1 2	EOU	0F2H:BYTE	: R	/W	7DH	
	SSTO STORD	FOI	01FB1H·BVTF	• D	/107		
		120			/12	1 1212	
	SSIU_SICKU_U	FQU	UBIH: BITE	; R	/ W	TLH	
	SSIO_STCR0_1	EQU	OF1H:BYTE	; R	/₩	3EH	
	SSIO_STCR0_2	EQU	OF1H:BYTE	; R	/W	7DH	
	SSTO STBO	FOU	01FB0H·BYTE	P	/₩		
		EQU		, 1\ 	/1.7	1 12 11	
	22TO_2IR0_0	FQU	UBUH:BITE	; R	/ W	TLH	
	SSIO_STB0_1	EQU	OFOH:BYTE	; R	/₩	3EH	
	SSIO STBO 2	EQU	OFOH:BYTE	; R	/W	7DH	
		-					270968-22
_							

COMP TIME1	EQU	01F8EH:WORD ; R/W		
COMP TIME1 0	EQU	08EH:WORD ; R/W	1FH	
COMP_TIME1_1	EQU	OCEH:WORD ; R/W	3EH	
COMP_TIME1_2	EOU	OEEH:WORD ; R/W	7CH	
COMP_CONTROL1	EOU	DIFSCH WORD : B/W		
COMP_CONTROL1_0	EOU	08CH:WORD : B/W	1 FH	
COMP_CONTROLL_1	ROU	OCCH:WORD ; R/W	360	
	EQU DOU	OCCH.WORD , R/W		
COMP_CONTROL1_2	FOO	OECH:WORD ; R/W	ЛСН	
COMP_TIME0	EQU	01F8AH:WORD ; R/W		
COMP_TIME0_0	EQU	08AH:WORD ; R/W	lFH	
COMP_TIME0_1	EQU	OCAH:WORD ; R/W	3EH	
COMP_TIME0_2	EQU	0EAH:WORD ; R/W	7CH	
COMP CONTROLO	EQU	01F88H:WORD ; R/W		
COMP CONTROLO 0	EQU	088H:WORD ; R/W	1FH	
COMP CONTROL0 1	EOU	0C8H:WORD ; R/W	3EH	
COMP CONTROLO 2	EOU	0E8H:WORD : R/W	7CH	
	-20			
EPA TIME9	EOU	01F86H:WORD ; R/W		
EPA TIME9 0	EOU	086H:WORD : R/W	1FH	
	FOU	ACCH WORD : R/W	354	
EFA_TIME9_1	EQU	OEGH: WORD ; R/W	704	
EPA_TIME9_2	EQU EQU	OIFOALL NORD ; R/W	ЛСП	
EPA_CONTROL9	EQU	UIF84H:WORD ; R/W	1.5.0	
EPA_CONTROL9_0	EQU	084H:WORD ; R/W	1FH	
EPA_CONTROL9_1	EQU	OC4H:WORD ; R/W	3EH	
EPA_CONTROL9_2	EQU	0E4H:WORD ; R/W	7CH	
EPA_TIME8	EQU	01F82H:WORD ; R/W		
EPA_TIME8_0	EQU	082H:WORD ; R/W	1FH	
EPA TIME8 1	EQU	OC2H:WORD ; R/W	3EH	
EPA TIME8 2	EQU	0E2H:WORD ; R/W	7CH	
EPA CONTROL8	EQU	01F80H:WORD ; R/W		
EPA CONTROL8 0	EOU	080H:WORD : R/W	1FH	
EPA CONTROLS 1	EOU	OCOH·WORD : B/W	3EH	
EPA CONTROLS 2	FOII	OFOH: WORD : R/W	7CH	
EDA TIMET	FOU	OIETEH, WORD ; R/W	7011	
EFA_IIME/	EQU	OFFU-WORD , R/W	1 12 11	
EPA_TIME/_0	EQU	OFEH:WORD ; R/W	1EH ODW	
EPA_TIME/_I	EQU	UFEH:WORD ; R/W	3DH	
EPA_TIME/_2	EQU	OFEH:WORD ; R/W	7BH	
EPA_CONTROL7	EQU	01F7CH:WORD ; R/W		
EPA_CONTROL7_0	EQU	OFCH:WORD ; R/W	1 EH	
EPA CONTROL7 1	EQU	OFCH:WORD ; R/W	3DH	
EPA CONTROL7 2	EQU	OFCH:WORD ; R/W	7BH	
EPA TIME6	EQU	01F7AH:WORD ; R/W		
EPA TIME6 0	EQU	OFAH:WORD ; R/W	1EH	
EPA TIME6 1	EOU	OFAH:WORD : R/W	3DH	
EPA TIME6 2	EOU	OFAH:WORD : R/W	7BH	
EPA CONTROL6	EOU	01F78H·WORD · P/W		
EPA CONTROL 6 0	EOU	OF8H·WORD · P/W	189	
FDA CONTROL 6 1	EOU	OFSH, WORD , R/W	300	
EFA_CONTROL6_1	EQU	OFOR:WORD ; R/W		
EPA_CONTROL6_2	EQU	OIDICH. MORD ; R/W	/вн	
EPA_TIME5	EQU	UIF/6H:WORD ; R/W		
EPA_TIME5_0	EQU	UF6H:WORD ; R/W	1EH	
EPA_TIME5_1	EQU	OF6H:WORD ; R/W	3DH	
EPA_TIME5_2	EQU	OF6H:WORD ; R/W	7BH	
EPA_CONTROL5	EQU	01F74H:WORD ; R/W		
EPA_CONTROL5 0	EQU	0F4H:WORD ; R/W	1EH	
EPA CONTROL5 1	EQU	0F4H:WORD ; R/W	3DH	
EPA CONTROL 5 2	EQU	OF4H:WORD ; R/W	7BH	
<u> </u>	~			270968-23
				270300-23

EPA TIME4	EQU	01F72H:WORD	;	R/W	
EPA TIME4 0	EQU	0F2H:WORD	;	R/W	1EH
EPA TIME 4 1	EQU	0F2H:WORD	;	R/W	3DH
EPA TIME4 2	EOU	0F2H:WORD		R/W	7BH
EPA CONTROL4	EOU	01F70H:WORD	÷	R/W	
EPA CONTROL4 0	EOU	OFOH·WORD	ί.	R/W	1EH
EPA CONTROL 4 1	EOU	OFOH·WORD	΄.	R/W	308
EPA CONTROL 4 2	FOU	OFOH·WORD	ί.	R/W	78H
EPA TIMES	FOU	01F6FH·WORD	΄.	D/W	, DII
ELA_IIMES O	EQU	OFFU:WORD	΄.	D/W	160
EPA_IIMES_0	EQU	OFFU.WORD	1	D/W	
EFA_IIMES_I	EQU	OFFU: WORD	1	R/W	
EPA_IIMES_Z	EQU	OLEH:WORD	÷.	R/W	/вп
EPA_CONTROL3	FOU	UIF 6CH: WORD	Ż	K/W	
EPA_CONTROL3_0	EQU	UECH:WORD	;	R/W	TEH
EPA_CONTROL3_1	EQU	UECH:WORD	ï	R/W	3DH
EPA_CONTROL3_2	EQU	0ECH:WORD	;	R/W	7BH
EPA_TIME2	EQU	01F6AH:WORD	;	R/W	
EPA_TIME2_0	EQU	0EAH:WORD	;	R/W	1EH
EPA_TIME2_1	EQU	0EAH:WORD	;	R/W	3DH
EPA_TIME2_2	EQU	0EAH:WORD	;	R/W	7BH
EPA_CONTROL2	EQU	01F68H:WORD	;	R/W	
EPA_CONTROL2 0	EQU	0E8H:WORD	;	R/W	1EH
EPA CONTROL2 1	EQU	0E8H:WORD	;	R/W	3DH
EPA CONTROL 2	EQU	0E8H:WORD	;	R/W	7BH
EPA TIME1	EQU	01F66H:WORD	;	R/W	
EPA TIME1 0	EÕU	0E6H:WORD		R/W	1EH
EPA TIME1 1	EÕU	0E6H:WORD		R/W	3DH
EPA TIME1 2	EOU	0E6H:WORD	·	R/W	7BH
EPA CONTROL1	EOU	01F64H·WORD	΄.	R/W	
EPA CONTROL1 0	EOII		΄.	R/W	184
FPA CONTROLL 1	FOU	OF4H WORD	΄.	D/M	300
EFA_CONTROLL_1	EQU	OE4H.WORD	1	L/W	201
EFA_CONTROB1_2	EQU	01EG2U,WORD	1	R/W	/60
EPA TIMEO	EQU	UIF 62H: WORD	1	R/W	1.50
EPA_TIMEU_U	EQU	UE2H:WORD	7	R/W	1EH
EPA_IIMEU_I	EQU	UE2H:WORD	;	R/W	3DH
EPA_TIMEU_2	EQU	0E2H:WORD	;	R/W	7BH
EPA_CONTROLO	EQU	01F60H:WORD	;	R/W	
EPA_CONTROL0_0	EQU	0E0H:WORD	;	R/W	1EH
EPA_CONTROL0_1	EQU	0E0H:WORD	;	R/W	3DH
EPA_CONTROL0_2	EQU	0E0H:WORD	;	R/W	7BH