Developer Home Contents Search Contact Us Support Intel(r)

Avoiding Data Corruption During Write and Reset in 8XC196 Designs


This TechBit describes how to avoid RAM data corruption on the external bus during a WRITE with RESET condition.


If a RESET occurs during an external bus WRITE cycle, RAM data on the external bus may be corrupted. This TechBit describes a logic design that will alleviate the problem.

The following circuit will allow a manual RESET to occur at the rising edge of CLKOUT only if WR# is 'high' (inactive). If WR# is 'low' (active) then RESET# will stay 'high' (inactive). The 74HC14 and 74HC05 are usually already in the system so the only additional components are the 74AC74, R1, and C1.

The R1*C1 time constant should be one microsecond to ensure that the flip-flop comes up 'on' after a power-up. The RESET flip-flop turns off at the rising edge of CLKOUT after the R2*C2 time constant has expired.

For manual resets, the flip-flop will turn on at the next rising edge of CLKOUT unless WR# is low. If WR# is low, the flip-flop turn on will be delayed until the next rising edge of CLKOUT when WR# is not low. This may occur after any number of wait states. The R2*C2 time constant must be long enough for the normal RESET state times plus the maximum number of WRITE wait states.

* Legal Information © 1999 Intel Corporation