| Back to BIOS Setup Documents |
| Power Management Setup|
| PCI Setup |
| Bottom of Page |


Triton VX Chipset Features

ADVANCED OPTIONS. The parameters in this screen are for system designers, service personnel, and technically competent users only. Do not reset these values unless you understand the consequences of your changes.

A table at the end of this section shows values and defaults for all fields.

NOTE: This section describes all fields offered by Award Software in this screen. Your system board designer may omit or modify some fields.


DRAM RAS# Precharge Time

The precharge time is the number of cycles it takes for the RAS to accumulate its charge before DRAM refresh. If insufficient time is allowed, refresh may be incomplete and the DRAM may fail to retain data.


DRAM R/W Leadoff Timing

Select the number of CPU clock cycles the DRAM on your board requires before memory read or write operations. Changing the value from the setting appropriate for the installed DRAM may cause the system to hang.


Fast RAS to CAS Delay

This field determines the timing between the CAS and RAS strobe signals, used when DRAM is written to, read from, or refreshed. The lower number of clock cycles gives faster performance; and higher number of cycles gives more stable performance.


DRAM Read Burst Timing

Sets the timing for reads from memory. The lower the timing numbers, the faster the system addresses memory. Selecting timing numbers lower than the installed DRAM is able to support can result in memory errors.


DRAM Write Burst Timing

Sets the timing for writes to memory. The lower the timing numbers, the faster the system addresses memory. Selecting timing numbers lower than the installed DRAM is able to support can result in memory errors.


DRAM Speculative Leadoff

The chipset can "speculate" on a DRAM read address, thus reducing read latencies. The CPU issues a read request containing the data memory address. The DRAM controller receives the request. When this field is Enabled,, the controller issues the read command slightly before it has finished decoding the data address.


Fast MA to RAS# Delay CLK

The values in this field are set by the system board designer, depending on the DRAM installed. Do not change the values in this field unless you change specifications of the installed DRAM or the installed CPU.


CAS# Latency Clocks

The values in this field are set by the system board designer, depending on the DRAM installed. Do not change the values in this field unless you change specifications of the installed DRAM or the installed CPU.


RAS# Timing Clocks

The values in this field are set by the system board designer, depending on the DRAM installed. Do not change the values in this field unless you change specifications of the installed DRAM or the installed CPU.


System BIOS Cacheable

Selecting Enabled allows caching of the system BIOS ROM at F0000h-FFFFFh, resulting in better system performance. However, if any program writes to this memory area, a system error may result.


Video BIOS Cacheable

Selecting Enabled allows caching of the video BIOS ROM at C0000h to C7FFFh, resulting in better video performance. However, if any program writes to this memory area, a system error may result.


8/16 Bit I/O Recovery Time

The I/O recovery mechanism adds bus clock cycles between PCI-originated I/O cycles to the ISA bus. This delay takes place because the PCI bus is so much faster than the ISA bus.

These two fields let you add recovery time (in bus clock cycles) for 16-bit and 8-bit I/O.


Memory Hole at 15M-16M

You can reserve this area of system memory for ISA adapter ROM. When this area is reserved, it cannot be cached. The user information of peripherals that need to use this area of system memory usually discusses their memory requirements.


IDE HDD Block Mode

Select Enabled only if your hard drives support block mode.


IDE PIO Modes (Primary/Secondary; Master/Slave)

The four IDE PIO (Programmed Input/Output) fields let you set a PIO mode (0-4) for each of up to four IDE devices that the internal PCI IDE interface supports. Modes 0 through 4 provide successively increased performance. In Auto mode, the system automatically determines the best mode for each device.


On-Chip PCI IDE (Primary/Secondary)

The chipset contains a PCI IDE interface with support for two IDE channels. Select Enabled to activate the primary and/or secondary IDE interface. Select Disabled to deactivate this interface, if you install a primary and/or secondary add-in IDE interface.


PCI Slot IDE 2nd Channel

Select Enabled if you install a secondary add-in IDE interface in a PCI slot.


Peer Concurrency

Peer concurrency means that more than one PCI device can be active at a time.


Onboard FDC Controller

Select Enabled if your system has a floppy disk controller (FDC) installed on the system board and you wish to use it. If you install an add-in FDC or the system has no floppy drive, select Disabled in this field.


Onboard Serial Ports (1, 2)

Select a logical COM port address for the first and second serial ports.


Onboard Parallel Port

Select a logical LPT port address for the physical parallel port.


Parallel Port Mode

Select an operating mode for the onboard parallel (printer) port. Select Normal unless you are certain both your hardware and software support EPP or ECP mode.

    Normal
    EPP (Extended Parallel Port)
    ECP (Extended Capabilities Port)
    ECP+EPP

    PC AT parallel port
    Bidirectional port
    Fast, buffered port
    Fast, buffered, bidirectional port


Chipset Values and Defaults

Field                           Values and Defaults

DRAM RAS# Precharge Time        4 (BIOS & Setup defaults)
                                3

DRAM R/W Leadoff Timing         7 (BIOS & Setup defaults) 
                                6

Fast RAS to CAS Delay           3 (BIOS & Setup defaults) 
                                2

DRAM Read Burst Timing          x2222
                                x3333
                                x3222
                                x4444 (BIOS & Setup defaults)

DRAM Write Burst Timing         x2222
                                x3333
                                x4444 (BIOS & Setup defaults) 

DRAM Speculative Leadoff        Enabled
                                Disabled (BIOS & Setup default)

Fast MA to RAS# Delay CLK       2 (BIOS & Setup defaults) 
                                1

CAS# Latency Clocks             3 (BIOS & Setup defaults) 
                                2

RAS# Timing Clocks              3/5/8 (BIOS & Setup defaults) 
                                3/4/7

System BIOS Cacheable           Enabled (BIOS & Setup default)
                                Disabled

Video BIOS Cacheable            Enabled (BIOS & Setup default)
                                Disabled

8 Bit I/O Recovery Time         1 (Setup default)
                                2, 4 - 8 
                                3 (BIOS default)
                                NA

16 Bit I/O Recovery Time        1 (Setup default)
                                2 (BIOS default)
                                3 
                                4 
                                NA

Memory Hole At 15M-16M          Enabled
                                Disabled (BIOS & Setup default)

IDE HDD Block Mode              Enabled (Setup default)
                                Disabled (BIOS default)

IDE PIO Modes                   Auto (BIOS & Setup default)
        Primary Master          Mode 0
        Primary Slave           Mode 1
        Secondary Master        Mode 2
        Secondary Slave         Mode 3
                                Mode 4

On-Chip PCI IDE                 Enabled (BIOS & Setup default)
        Primary                 Disabled
        Secondary
                        
PCI Slot IDE 2nd Channel        Enabled (BIOS & Setup default)
                                Disabled

Peer Concurrency                Enabled
                                Disabled (BIOS & Setup default)

Onboard FDC Controller          Enabled (BIOS & Setup default)
                                Disabled

Onboard Serial Port 1           COM1/3F8 (BIOS & Setup default)
                                COM2/2F8
                                COM3/3E8
                                COM4/2E8
                                Disabled

Onboard Serial Port 2           COM2/2F8  (BIOS & Setup default)
                                COM3/3E8
                                COM4/2E8
                                Disabled
                                COM1/3F8 

Onboard Parallel Port           378/IRQ7 (Setup default)
                                278/IRQ5 (BIOS default)
                                Disabled
                                3BC/IRQ7

Parallel Port Mode              Normal (BIOS & Setup default)
                                EPP 
                                ECP
                                ECP+EPP



Triton VX Power Management

NOTE: This section describes all fields offered by Award Software in this screen. Your system board designer may omit or modify some fields.

A table at the end of this section shows values and defaults for all fields.


Power Management

This category allows you to select the type (or degree) of power saving. See the section PM Timers for a brief description of Doze, Standby, and Suspend modes.

This table describes each power management mode:

Max Saving              Maximum power management.  Only Available for SL CPUs.  
                        Inactivity periods of Doze, Standby, and Suspend modes are 1 minute each.

User Define             Allows you to set each mode individually.  When not disabled, 
                        each inactivity period ranges from 1 minute to 1 hour.  Select time-out 
                        periods in the PM Timers section, on the following page.

Min Saving              Minimum power management.  Inactivity periods of Doze, Standby, 
                        and Suspend modes are 1 hour each. 


PM Control by APM

If Advanced Power Management (APM) is installed on your system, selecting Yes gives better power savings.


Video Off Method

Determines the manner in which the monitor is blanked.

V/H SYNC+Blank          System turns off vertical and horizontal synchronization ports and writes 
                        blanks to the video buffer.

DPMS                    Select this option if your monitor supports the Display Power Management 
                        Signaling (DPMS) standard of the Video Electronics Standards Association 
                        (VESA). Use the software supplied for your video subsystem to select video 
                        power management values.

Blank                   Screen System only writes blanks to the video buffer.


PM Timers

The following four modes are Green PC power saving functions that are user-configurable only during User Defined Power Management mode.


Doze Mode

After the selected period of system inactivity, the CPU clock runs at slower speed while all other devices still operate at full speed.


Standby Mode

After the selected period of system inactivity, the fixed disk drive and the video shut off while all other devices still operate at full speed.


Suspend Mode

After the selected period of system inactivity, all devices except the CPU shut off.


HDD Power Down

After the selected period of drive inactivity, the hard disk drive powers down while all other devices remain active.


Wake Up Events in ...

When the system is in Doze or Standby mode, you may disable activity monitoring of some common interrupt requests so they do not wake up the system.


IRQn (Wake Up Event)

The default wake-up event is keyboard activity. In these wake-up event fields, you can turn On or Off four common sources of wake-up events. For example, if you have a modem on IRQ3, you can turn On IRQ3 as a wake-up event, so an interrupt from the modem can wake up the system. Or you may wish to turn Off IRQ12 (the PS/2) mouse as a wake-up event, so accidentally brushing the mouse does not awaken the system.


Power Down ... Events

The On and Off settings of the following IRQs have the opposite effect of the settings in the previous Wake Up Events fields.


IRQn

Setting any IRQ listed below to On exempts activity of the IRQ from waking up the system or resetting its inactivity-period timer. When set to Off, activity of the IRQ resets the timer or awakens the system.

Power Down & Resume Interrupt Requests

IRQ3 (COM 2 )
IRQ4 (COM 1)
IRQ5 (LPT 2)
IRQ6 (Floppy Disk)
IRQ7 (LPT 1)
IRQ8 (RTC Alarm)
IRQ9 (IRQ2 Redir)
IRQ10 (Reserved)
IRQ11 (Reserved)
IRQ12 (PS/2 Mouse)
IRQ13 (Coprocessor)
IRQ14 (Hard Disk)
IRQ15 (Reserved)

Power Management Values and Defaults

Field                           Values and Defaults

Power Management                Max Saving (Setup default)
                                User Define
                                Disable (BIOS default)
                                Min Saving

PM Control by APM               Yes (BIOS & Setup default)
                                No

Video Off Method                V/H SYNC+Blank (BIOS & Setup default)
                                DPMS
                                Blank Screen

PM Modes
        Doze                    1 minute to 1 hour
        Standby                 Disable (BIOS & Setup default)
        Suspend  

HDD Power Down                  1 to 15 minutes
                                Disable (BIOS & Setup default)

IRQ3 (Wake-Up)                  On (Setup default)
IRQ4 (Wake-Up)                  Off (BIOS default)
IRQ8 (Wake-Up)
IRQ12 (Wake-Up) 

IRQ3 (COM 2)                    On (BIOS & Setup default)
                                Off

IRQ4 (COM 1)                    On (BIOS & Setup default)
                                Off

IRQ5 (LPT 2)                    On (BIOS & Setup default)
                                Off

IRQ6 (Floppy Disk)              On (BIOS & Setup default)
                                Off

IRQ7 (LPT 1)                    On (BIOS & Setup default)
                                Off

IRQ8 (RTC Alarm)                On (BIOS & Setup default)
                                Off

IRQ9 (IRQ2 Redir)               On (BIOS & Setup default)
                                Off

IRQ10 (Reserved)                On (BIOS & Setup default)
                                Off

IRQ11 (Reserved)                On (BIOS & Setup default)
                                Off

IRQ12 (PS/2 Mouse)              On (BIOS & Setup default)
                                Off

IRQ13 (Coprocessor)             On (BIOS & Setup default)
                                Off

IRQ14 (Hard Disk)               On (BIOS & Setup default)
                                Off

IRQ15   (Reserved)              On (BIOS & Setup default)
                                Off



Triton VX PCI Configuration

ADVANCED OPTIONS. The parameters in this screen are for system designers, service personnel, and technically competent users only. Do not reset these values unless you understand the consequences of your changes.

NOTE: This section describes all fields offered by Award Software in this screen. Your system board designer may omit or modify some fields.

A table at the end of this section shows values and defaults for all fields.


PnP BIOS Auto-Config

The Award Plug and Play BIOS can automatically configure Plug and Play-compatible devices. If you select Enabled, the Available IRQ fields disappear, as the BIOS automatically handles their configuration.


1st/2nd/3rd/4th Available IRQ

If an installed PCI device requires interrupt service, you may manually select an unused interrupt line for PCI IRQs. NA indicates the interrupt is assigned to an ISA bus device and is not available to any PCI slot.


PCI IRQ Activated by

Leave the IRQ trigger set at Level unless the PCI device assigned to the interrupt specifies Edge-triggered interrupts.


PCI IDE IRQ Map to

This field lets you select PCI IDE IRQ mapping or PC AT (ISA) interrupts. If your system does not have one or two PCI IDE connectors on the system board, select values according to the type of IDE interface(s) installed in your system (PCI or ISA). Standard ISA interrupts for IDE channels are IRQ14 for primary and IRQ15 for secondary.

Each PCI peripheral connection is capable of activating up to four interrupts: INT# A, INT# B, INT# C and INT# D. By default, a PCI connection is assigned INT# A. Assigning INT# B has no meaning unless the peripheral device requires two interrupt services rather than just one. Because the PCI IDE interface in the chipset has two channels, it requires two interrupt services. The primary and secondary IDE INT# fields default to values appropriate for two PCI IDE channels, with the primary PCI IDE channel having a lower interrupt than the secondary.


PCI Configuration Values and Defaults

Field                           Values and Defaults

PnP BIOS Auto-Config            Enabled
                                Disabled (BIOS & Setup default)

1st Available IRQ               NA
                                10 (BIOS & Setup default)
                                3, 4, 5, 7, 9, 11, 12, 14, 15

2nd Available IRQ               NA
                                11 (BIOS & Setup default)
                                3, 4, 5, 7, 9, 10, 12, 14, 15

3rd Available IRQ               NA
                                9 (BIOS & Setup default)
                                3, 4, 5, 7, 10, 11, 12, 14, 15

4th Available IRQ               NA
                                12 (BIOS & Setup default)
                                3, 4, 5, 7, 9, 10, 11, 14, 15

PCI IRQ Activated by            Level (BIOS & Setup default)
                                Edge

PCI IDE IRQ Map To              PCI-AUTO (BIOS & Setup default)
                                PCI-SLOT1
                                PCI-SLOT2
                                PCI-SLOT3
                                ISA

Primary IDE                     INT# A (BIOS & Setup default) 
                                B, C, D

Secondary IDE                   INT# B (BIOS & Setup default) 
                                C, D, A


| Back to BIOS Setup Documents |
| Top of Page |

Copyright © 1997, Award Software International, Inc. All rights reserved.