The EF6809E is a revolutionary high performance 8-bit microprocessor which supports modern programming techniques such as position independ

ence, reentrancy, and modular programming

This third-generation addition to the 6800 Family has major architectural improvements which include additional registers, instructions, and addressing

The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes. The EF6809E has the most com-

plete set of addressing modes available on any 8-bit microprocessor today. The EF6809E has hardware and software features which make it an ideal processor for higher level language execution or standard controller applica-tions. External clock inputs are provided to allow synchronization with peripherals, systems, or other MPUs.

- FF6800 COMPATIBLE

  Hardware Interfaces with All 6800 Peripherals

  Software Upward Source Code Compatible Instruction Set and Addressing Modes

#### ARCHITECTURAL FEATURES

- Two 16-Bit Index Registers
- Two 16-Bit Indexable Stack Pointers
- Two 8-Bit Accumulators can be Concatenated to Form One 16 Bit Accumulator
- Direct Page Register Allows Direct Addressing Throughout Memory HARDWARE FEATURES
- External Clock Inputs, E and Q, Allow Synchronization
   TSC Input Controls Internal Bus Buffers

- LIC Inductes Opcode Fetch
   AVMA Allows Efficient Use of Common Resources in a Multiprocessor System
- BUSY is a Status Line for Multiprocessing
  Fast Interrupt Request Input Stacks Only Condition Code Register and
  Program Counter
- Interrupt Acknowledge Output Allows Vectoring By Devices
- Interript Acknowledge Output Allows vectoring by Devices
  Sync Acknowledge Output Allows for Synchronization to External Event
  Single Bus-Cycle RESET
  Single 5-Volt Supply Operation
  NMI Inhibited After RESET Until After First Load of Stack Pointer
  Early Address Valid Allows Use With Slower Memories
  Farly Write Data for Dynamic Mamories

- Early Write Data for Dynamic Memories

## SOFTWARE FEATURES


- 10 Addressing Modes
  - 6800 Upward Compatible Addressing Modes
  - Direct Addressing Anywhere in Memory Map
- Long Relative Branches Program Counter Relative

- True Indirect Addressing
  Expanded Indexed Addressing
  0-, 5-, 8-, or 16-Bit Constant Offsets
  8- or 16-Bit Accumulator Offsets
- Auto-Increment/Decrement by 1 or 2 Improved Stack Manipulation 1464 Instruction with Unique Addressing Modes

- 8 × 8 Unsigned Multiply 16-Bit Arithmetic
- Transfer/Exchange All Registers
  Push/Pull Any Registers or Any Set of Registers
- Load Effective Address

# **HMOS** (HIGH-DENSITY N-CHANNEL, SILICON-GATE)

8-BIT MICROPROCESSING UNIT



PIN A	SSIGNMENT
Vsst □ •	40 HALT
NM1€ 2	зэ <b>д</b> т≲с
ਜ <b>ਾ</b> 0 <b>1</b> 3	38 <b>j</b> ruic
FIRO E 4	37 DRESET
BS <b>₫</b> 5	36 AVMA
BA <b>[</b> 6	35 <b>1</b> Q
Vcc <b>t</b> 7	34 ДЕ
A0 <b>[</b> 8	33 <b>1</b> 8USY
A1 <b>[</b> ]9	32 <b>□</b> R/ <b>W</b>
A2.0 10	31 <b>p</b> D0
A3 <b>[</b> ] 11	30 <u>p</u> TD1
A4 🗗 12	29 <b>J</b> D2
<b>A</b> 5 <b>[</b> 13	28 <b>D</b> D3
A6[]14	27 004
A7 <b>.</b> ☐ 15	26 105
A8 <b>0</b> 16	25 <b>p</b> D6
A9 🗗 17	24 107
A10 <b>[</b> 18	23 A 15
A11 <b>[</b> 19	22 DA14
A12 1 20	21 <b>3</b> A 13

### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-03 to +70	7 V
Input Voltage	Vin	-0.3 to +70	V
Operating Temperature Range EF6809E, EF68A09E, EF68B09E EF6809E, EF68A09E, EF68B09E, V suffix EF6809E, EF68A09E M suffix	ТД	T <sub>L</sub> to T <sub>H</sub> 0 to +70 -40 to +85 -55 to +125	°C
Storage Temperature Range	Tsta	- 55 to + '50	-C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

Reliability of operation is enhanced if unused inputs are used to an appropriate logic.

ed inputs are fied to an appropriate logic voltage level (e.g., either VSS or VCC)

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance Ceramic Cerdip Plastic PLCC	θЈД	50 60 100 100	°C/W

## POWER CONSIDERATIONS

The average chip-junction temperature, TJ, in °C can be obtained from:

 $T_J = T_A + (P_D \bullet \theta_{JA})$ Where: TA = Ambient Temperature, °C θJA = Package Thermal Resistance, Junction-to-Ambient, °C/W PD=PINT + PPORT PINT=ICC × VCC, Watts - Chip Internal Power

PPORT ■ Port Power Dissipation, Watts — User Determined

For most applications PPORT < PINT and can be neglected. PPORT may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between PD and TJ (if PPORT is neglected) is:

 $P_D = K + (T_J + 273$ °C) Solving equations 1 and 2 for K gives:  $K = P_D \bullet (T_A + 273 \circ C) + \theta_J A \bullet P_D^2$ 

(1)

Where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring PD (at equilibrium) for a known TA. Using this value of K the values of PD and TJ can be obtained by solving equations (1) and (2) iteratively for any value of TA.

## DC ELECTRICAL CHARACTERISTICS ( $V_{CC} = 5.0 \text{ V} \pm 5\%$ , $V_{SS} = 0 \text{ Vdc}$ , $T_A = T_L$ to $T_H$ unless otherwise noted)


Characterist	ic	Symbol	Min	Тур	Max	Unit
Input High Voltage	Logic, Q, RESET E	VIH VIHR VIHC	V <sub>SS</sub> + 2.0 V <sub>SS</sub> + 4.0 V <sub>CC</sub> - 0.75	-	V <sub>CC</sub> V <sub>CC</sub> V <sub>CC</sub> +0.3	٧
Input Low Voltage	Logic, RESET E Q	V <sub>IL</sub> V <sub>IL</sub> C V <sub>IL</sub> Q	V <sub>SS</sub> - 0.3 V <sub>SS</sub> - 0.3 V <sub>SS</sub> - 0.3	_ _ _	V <sub>SS</sub> +0.8 V <sub>SS</sub> +0.4 V <sub>SS</sub> +0.6	>>>
Input Leakage Current (V <sub>in</sub> = 0 to 5.25 V, V <sub>CC</sub> = max)	Logic, Q, RESET E	lin	-	-	2.5 100	μА
dc Output High Voltage ( $I_{Load} = -205 \mu\text{A}$ , $V_{CC} = min$ ) ( $I_{Load} = -145 \mu\text{A}$ , $V_{CC} = min$ ) ( $I_{Load} = -100 \mu\text{A}$ , $V_{CC} = min$ )	D0-D7 A0-A15, R/₩ BA, BS, LIC, AVMA, BUSY	Voн	VSS + 2.4 VSS + 2.4 VSS + 2.4	- - -	-	<b>v</b>
dc Output Low Voltage (ILoad = 2.0 mA, VCC = min)		VOL	-	-	V <sub>SS</sub> + 0.5	٧
Internal Power Dissipation (Measured at TA	= 0°C in Steady State Operation)	PINT	-	-	1.0	W
Capacitance $(V_{ID} = 0, T_A = 25$ °C, f = 1.0 MHz)	D0-D7, Logic Inputs, Q. RESET	C <sub>in</sub>		10 30	15 50	pF
	A0-A15, R/₩, BA_BS, LIC, AVMA, BUSY	Cout	-	10	15	pF
Frequency of Operation (E and Q inputs)	EF6809E EF68A09E EF68B09E	f	0.1 0.1 0.1	-	1.0 1.5 2.0	MHz
Hi-Z (Off State) Input Current (V <sub>in</sub> = 0.4 to 2.4 V, V <sub>CC</sub> = max)	D0 D7 A0-A15_R+₩	<sup>1</sup> TSI		2.0	10 100	μΑ


<sup>\*</sup>Capacitances are periodically tested rather than 100% tested

BUS TIMING	CHARACTERISTICS	See Notes	1, 2	3.	and 4
------------	-----------------	-----------	------	----	-------


ldent.	Chambara	C	E F 6	EF6809E		EF68A09E		EF68B09E	
Number	Characteristics	Symbol	Min	Max	Min	Max	Min	Max	Unit
1	Cycle Time	toye	10	10	0 667	10	0.5	10	μS
2	Pulse Width, E Low	PWEL	450	9500	295	9500	210	9500	ns
3	Pulse Width, E High	PWEH	450	9500	280	9500	220	9500	ns
4	Clock Rise and Fall Time	Tr. tr		25		25	-	20	ns `
5	Pulse Width, Q High	PWQH	450	9500	280	9500	220	9500	ns
7	Delay Time, E to Q Rise	1EQ1	200		130	-	100		ns
7A	Delay Time, Q High to E Rise	1EQ2	200	-	130	-	100	-	nş
7B	Delay Time, E High to Q fall	¹EQ3	200		130	-	100	-	ns
7C	Delay Time, Q High to E Fall	¹EQ4	200		130		100	-	ns
9	Address Hold Time	1AH	20	- 1	20		20	-	ns
11	Address Delay Time from E Low (BA, BS, R-W)	'AD		200	-	140		110	ns
17	Read Data Setup Time	1DSR	80	-	60		40	-	ns
18	Read Data Hold Time	¹DHR	10		10		10		ns
20	Data Delay Time from Q	1DDQ		200		140		110	ns
21	Write Data Hold Time	1DHW	30		30		30		ns
29	Usable Access Time	1ACC	695		440		330		ns
30	Control Delay Time	¹cp		300	-	250		200	ns
	Interrupts, HALT, RESET, and TSC Setup Time (Figures 6, 7, 8, 9, 12, and 13)	1PCS	200	-	140		110	-	ns
	TSC Drive to Valid Logic Level (Figure 13)	ITSV		210		150	- 1	120	ns
	TSC Release MOS Buffers to High (mpedance (Figure 13)	1TSR	-	200	-	140	-	110	ns
	TSC Hi-Z Delay Time (figure 13)	†TSD		120	-	85		80	ns
	Processor Control Rise and Fall Time (Figure 7)	IPCr.		100		100		100	ns

FIGURE 1 - READ/WRITE DATA TO MEMORY OR PERIPHERALS TIMING DIAGRAM





## FIGURE 3 - BUS TIMING TEST LOAD



C = 30 pF for BA, BS, LIC, AVMA, BUSY 130 pF for D0-D7 90 pF for A0-A15,  $R/\overline{W}$ 

 $R = 11.7 \text{ k}\Omega$  for D0-D7 16.5 k $\Omega$  for A0-A15,  $R/\overline{W}$ 24 k $\Omega$  for BA, BS, LIC, AVMA, BUSY

## PROGRAMMING MODEL

As shown in Figure 4, the EF6809E adds three registers to the set available in the EF6800. The added registers include a direct page register, the user stack pointer, and a second index register.

## ACCUMULATORS (A, B, D)


The A and B registers are general purpose accumulators which are used for arithmetic calculations and manipulation of data

Certain instructions concatenate the A and B registers to form a single 16-bit accumulator. This is referred to as the D register, and is formed with the A register as the most significant byte.

## DIRECT PAGE REGISTER (DP)

The direct page register of the EF6809E serves to enhance the direct addressing mode. The content of this register appears at the higher address outputs (A8-A15) during direct addressing instruction execution. This allows the direct mode to be used at any place in memory, under program control. To ensure 6800 compatibility, all bits of this register are cleared during processor reset.

FIGURE 4 - PROGRAMMING MODEL OF THE MICROPROCESSING UNIT



## INDEX REGISTERS (X, Y)

The index registers are used in indexed mode of addressing. The 16-bit address in this register takes part in the calculation of effective addresses. This address may be used to point to data directly or may be modified by an optional constant or register offset. During some indexed modes, the contents of the index register are incremented and decremented to point to the next item of tabular type data. All four pointer registers (X, Y, U, S) may be used as index registers.

### STACK POINTER (U, S)

The hardware stack pointer (S) is used automatically by the processor during subroutine calls and interrupts. The user stack pointer (U) is controlled exclusively by the programmer. This allows arguments to be passed to and from subroutines with ease. The U register is frequently used as a stack marker. Both stack pointers have the same indexed mode addressing capabilities as the X and Y registers, but also support Push and Pull instructions. This allows the EF6809E to be used efficiently as a stack processor, greatly enhancing its ability to support higher level languages and modular programming.

## NOTE

The stack pointers of the EF6809E point to the top of the stack in contrast to the EF6800 stack pointer, which pointed to the next free location on stack.


## PROGRAM COUNTER

The program counter is used by the processor to point to the address of the next instruction to be executed by the processor. Relative addressing is provided allowing the program counter to be used like an index register in some situations.

## CONDITION CODE REGISTER

The condition code register defines the state of the processor at any given time. See Figure 4.

FIGURE 5 - CONDITION CODE REGISTER FORMAT



# CONDITION CODE REGISTER DESCRIPTION

## BIT 0 (C)

Bit 0 is the carry flag and is usually the carry from the binary ALU, C is also used to represent a "borrow" from subtract like instructions (CMP, NEG, SUB, SBC) and is the complement of the carry from the binary ALU.

## BIT 1 (V

Bit 1 is the overflow flag and is set to a one by an operation which causes a signed twos complement arithmetic overflow. This overflow is detected in an operation in which the carry from the MSB in the ALU does not match the carry from the MSB-1.

## BIT 2 (Z)

Bit 2 is the zero flag and is set to a one if the result of the previous operation was identically zero.

Bit 4 is the  $\overline{\text{IRQ}}$  mask bit. The processor will not recognize interrupts from the  $\overline{\text{IRQ}}$  line if this bit is set to a one.  $\overline{\text{NMI}}$ ,  $\overline{\text{FIRQ}}$ ,  $\overline{\text{RESET}}$ , and SWI all set I to a one. SWI2 and SWI3 do not affect I.

#### B(T 5 (H)

Bit 5 is the half-carry bit, and is used to indicate a carry from bit 3 in the ALU as a result of an 8-bit addition only (ADC or ADD). This bit is used by the DAA instruction to perform a BCD decimal add adjust operation. The state of this flag is undefined in all subtract-like instructions.

#### BIT 6 (F)

Bit 6 is the FIRQ mask bit. The processor will not recognize interrupts from the FIRQ line if this bit is a one NMI, FIRQ, SWI, and RESET all set F to a one. IRQ, SWI2, and SWI3 do not affect F.

Bit 7 is the entire flag, and when set to a one indicates that the complete machine state (all the registers) was stacked, as opposed to the subset state (PC and CC). The E bit of the stacked CC is used on a return from interrupt (RTI) to determine the extent of the unstacking. Therefore, the current E left in the condition code register represents past action.

#### PIN DESCRIPTIONS

### POWER (VSS, VCC)

Two pins are used to supply power to the part: VSS is ground or 0 volts, while VCC is  $\pm 5.0 \text{ V} \pm 5\%$ .

## ADDRESS BUS (A0-A15)

Sixteen pins are used to output address information from the MPU onto the address bus. When the processor does not require the bus for a data transfer, it will output address FFFF 16.  $R/\overline{W}=1$ , and BS=0; this is a "dummy access" or  $\overline{VMA}$  cycle. All address bus drivers are made high-impedance when output bus available (BA) is high or when TSC is asserted. Each pin will drive one Schottky TTL load or four LSTTL loads and 90 pF

## DATA BUS (D0-D7)

These eight pins provide communication with the system bidirectional data bus. Each pin will drive one Schottky TTL load or four LSTTL loads and 130 pF.

## READ/WRITE (R/W)

This signal indicates the direction of data transfer on the data bus. A low indicates that the MPU is writing data onto the data bus.  $R/\overline{W}$  is made high impedance when BA is high or when TSC is asserted.

## RESET

A low level on this Schmitt-trigger input for greater than one bus cycle will reset the MPU, as shown in Figure 6. The reset vectors are fetched from locations FFFE  $_{16}$  and FFFF  $_{16}$  (Table 1) when interrupt acknowledge is true, ( $\overline{BA} \bullet BS = 1$ )

During initial power on, the reset line should be held low until the clock input signals are fully operational

Because the EF6809E RESET pin has a Schmitt-trigger input with a threshold voltage higher than that of standard peripherals, a simple R/C network may be used to reset the entire system. This higher threshold voltage ensures that all peripherals are out of the reset state before the processor

A low level on this input pin will cause the MPU to stop running at the end of the present instruction and remain halted indefinitely without loss of data. When halted, the BA nation operating without jobs of data. When makes, the bacuput is driven high indicating the buses are high impedance. BS is also high which indicates the processor is in the halt state. While halted, the MPU will not respond to external real-time requests (FIRO, IRQ) although  $\overline{\text{NMI}}$  or RESET will be latched for later response. During the halt state,  $\Omega$  and E should continue to run-normally. A halted state, Q and E should continue to run-normally. A halted state (BA•BS = 1) can be achieved by pulling HALT low while RESET is still low. See Figure 7

### BUS AVAILABLE, BUS STATUS (BA, BS)

The bus available output is an indication of an internal control signal which makes the MOS buses of the MPU high impedance. When BA goes low, a dead cycle will elapse before the MPU acquires the bus. BA will not be asserted

when TSC is active, thus allowing dead cycle consistency.

The bus status output signal, when decoded with BA, represents the MPU state (valid with leading edge of Q).


MPU State		MPU State Definition	
BA	BS	Wil O State Services	
0	0	Normal (Running)	
0	1	Interrupt or Reset Acknowledge	
1	0	Sync Acknowledge	
1	1	Halt Acknowledge	

Interrupt Acknowledge is indicated during both cycles of a hardware vector fetch (RESET, NMI, FIRQ, IRQ, SWI, SWI2, SWI3). This signal, plus decoding of the lower four address lines, can provide the user with an indication of which interrupt level is being serviced and allow vectoring by device. See Table 1.


TABLE 1 - MEMORY MAP FOR INTERRUPT VECTORS

Memory Vector L	Map For ocations	Interrupt Vector
MS	LS	Description
FFFE	FFFF	RESET
FFFC	FFFD	NMI
FFFA	FFFB	SWI
FFF8	FFF9	īRQ
FFF6	FFF7	FIRO
FFF4	FFF5	SWI2
FFF2	FFF3	SWI3
FFF0	FFF1	Reserved





NOTE. Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.



NOTE. Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted

Halt Acknowledge is indicated when the EF6809E is in a halt condition

### NON MASKABLE INTERRUPT (NMI)\*

A negative transition on this input requests that a non-maskable interrupt sequence be generated. A non-maskable interrupt cannot be inhibited by the program and also has a higher priority than  $\overline{F[RQ]}$ ,  $\overline{RQ}$ , or software interrupts. During recognition of an  $\overline{NMI}$ , the entire machine state is saved on the hardware stack. After reset, an  $\overline{NMI}$  will not be recognized until the first program load of the hardware stack pointer (S). The pulse width of  $\overline{NMI}$  low must be at least one E-cycle. If the  $\overline{NMI}$  input does not meet the minimum set up with respect to Q, the interrupt will not be recognized until the next cycle. See Figure 8.

## FAST-INTERRUPT REQUEST (FIRQ)\*

A low level on this input pin will initiate a fast interrupt sequence, provided its mask bit (F) in the CC is clear. This sequence has priority over the standard interrupt request (IRO) and is fast in the sense that it stacks only the contents of the condition code register and the program counter. The interrupt service routine should clear the source of the interrupt before doing an RTI. See Figure 9.

#### INTERRUPT REQUEST (IRQ)\*

A low level input on this pin will initiate an interrupt request sequence provided the mask bit (I) in the CC is clear. Since IRQ stacks the entire machine state, it provides a slower response to interrupts than FIRQ. IRQ also has a lower priority than FIRQ. Again, the interrupt service routine should clear the source of the interrupt before doing an RTI. See Figure 8.

### CLOCK INPUTS E, Q

E and Q are the clock signals required by the EF6809E. Q must lead E, that is, a transition on Q must be followed by a similar transition on E after a minimum delay. Addresses will be valid from the MPU,  $t_{AD}$  after the falling edge of E, and data will be latched from the bus by the falling edge of E. While the Q input is fully TTL compatible, the E input directly drives internal MOS circuitry and, thus, requires a high level above normal TTL levels. This approach minimizes clock skew inherent with an internal buffer. Refer to EUS TIMING CHARACTERISTICS for E and Q and to Figure 10 which shows a simple clock generator for the EF6809E.

## BUSY

BUSY will be high for the read and modify cycles of a read-modify-write instruction and during the access of the first byte of a double-byte operation (e.g., LDX, STD, ADDD). BUSY is also high during the first byte of any indirect or other vector fetch (e.g., jump extended, SWI indirect, etc.).

In a multiprocessor system, BUSY indicates the need to

defer the rearbitration of the next bus cycle to insure the integrity of the above operations. This difference provides the indivisible memory access required for a "test-and-set" primitive, using any one of several read-modify-write instructions.

BUSY does not become active during PSH or PUL operations. A typical read-modify-write instruction (ASL) is shown in Figure 11. Timing information is given in Figure 12. BUSY is valid top after the rising edge of Q.

#### AVMA

AVMA is the advanced VMA signal and indicates that the MPU will use the bus in the following bus cycle. The predictive nature of the AVMA signal allows efficient shared-bus multiprocessor systems. AVMA is low when the MPU is in either a  $\overline{HALT}$  or SYNC state. AVMA is valid tCD after the rising edge of Q.

#### LIC

LIC (last instruction cycle) is high during the last cycle of every instruction, and its transition from high to low will indicate that the first byte of an opcode will be latched at the off the present bus cycle. LIC will be high when the MPU is halted at the end of an instruction (i.e., not in CWAI or  $\overline{\text{RESET}}$ ), in sync state, or while stacking during interrupts. LIC is valid tCD after the rising edge of Q.

#### TSC


TSC (three-state control) will cause MOS address, data, and  $R/\overline{W}$  buffers to assume a high-impedance state. The control signals (BA, BS, BUSY, AVMA, and LIC) will not go to the high-impedance state. TSC is intended to allow a single bus to be shared with other bus masters (processors or DMA controllers).

While E is low, TSC controls the address buffers and R/W directly. The data bus buffers during a write operation are in a high-impedance state until Q rises at which time, if TSC is true, they will remain in a high-impedance state. If TSC is held beyond the rising edge of E, then it will be internally latched, keeping the bus drivers in a high-impedance state for the remainder of the bus cycle. See Figure 13.

## MPU OPERATION


During normal operation, the MPU fetches an instruction from memory and then executes the requested function. This sequence begins after RESET and is repeated indefinitely unless altered by a special instruction or hardware occurrence. Software instructions that alter normal MPU operation are: SWI, SWI2, SWI3, CWAI, RTI, and SYNC. An interrupt or HALT input can also alter the normal execution of instructions. Figure 14 is the flowchart for the EF6809E.

<sup>\*</sup>NMI, FIRO, and IRO requests are sampled on the falling edge of O. One cycle is required for synchronization before these interrupts are recognized. The pending interrupt(s) will not be serviced until completion of the current instruction unless a SYNC or CWAL condition is present. If IRO and FIRO do not remain low until completion of the current instruction, they may not be recognized. However, NMI is latched and need only remain low for one cycle. No interrupts are recognized or fatched between the falling edge of RESET and the rising edge of BS indicating RESET acknowledge. See RESET sequence in the MPU flowchart in Figure 14.




\* Eclock shown for reference only.


NOTE: Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted



1-161

---- <u>-</u> <u>-</u> <u>-</u>











FIGURE 11 -- READ-MODIFY-WRITE INSTRUCTION EXAMPLE (ASL EXTENDED INDIRECT)





1-163

Ę



Inherent (Includes Accumulator)

Immediate

Extended

Extended Indirect

Direct

Register Indexed

Zero-Offset

Constant Offset

Accumulator Offset

Auto Increment/Decrement

Indexed Indirect

Short/Long Relative Branching Program Counter Relative Addressing

### INHERENT (INCLUDES ACCUMULATOR)

In this addressing mode, the opcode of the instruction contains all the address information necessary. Examples of inherent addressing are: ABX, DAA, SWI, ASRA, and CLRB

#### IMMEDIATE ADDRESSING

In immediate addressing, the effective address of the data is the location immediately following the opcode (i.e., the data to be used in the instruction immediately following the opcode of the instruction). The EF6809E uses both 8- and 16-bit immediate values depending on the size of argument specified by the opcode. Examples of instructions with immediate addressing are:

LDA #\$20

LDX #\$F000

LDY #CAT

## NOTE

# signifies immediate addressing; \$ signifies hexadecimai value to the EF6809 assembler.

## EXTENDED ADDRESSING

In extended addressing, the contents of the two bytes immediately following the opcode fully specify the 16-bit effective address used by the instruction. Note that the address generated by an extended instruction defines an absolute address and is not position independent. Examples of extended addressing include

LDA CAT

STX MOUSE

LDD \$2000

#### EXTENDED INDIRECT

As a special case of indexed addressing (discussed below), one level of indirection may be added to extended addressing. In extended indirect, the two bytes following the postbyte of an indexed instruction contain the address of the data.

LDA [CAT]

[\$FFFE] LDX

STU (DOG)

#### DIRECT ADDRESSING

Direct addressing is similar to extended addressing except that only one byte of address follows the opcode. This byte specifies the lower eight bits of the address to be used. The upper eight bits of the address are supplied by the direct page register. Since only one byte of address is required in direct addressing, this mode requires less memory and executes faster than extended addressing. Of course, only 256 locations (one page) can be accessed without redefining the contents of the DP register. Since the DP register is set to \$00 on reset, direct addressing on the EF6809E is upward compatible with direct addressing on the 6800. Indirection is not allowed in direct addressing. Some examples of direct addressing are:

LDA where DP = \$00

LDB where DP = \$10

LDD < CAT

#### NOTE

< is an assembler directive which forces direct addressing

### REGISTER ADDRESSING

Some opcodes are followed by a byte that defines a register or set of registers to be used by the instruction. This is called a postbyte. Some examples of register addressing

> Transfers X into Y TER X, Y EXG A. B Exchanges A with B

**PSHS** A, B, X, Y Push Y, X, B and A onto S

stack X, Y, D

Pull D. X. and Y from U.

## INDEXED ADDRESSING

PULU

In all indexed addressing, one of the pointer registers (X, U, S, and sometimes PC) is used in a calculation of the effective address of the operand to be used by the instruction Five basic types of indexing are available and are discussed below. The postbyte of an indexed instruction specifies the basic type and variation of the addressing mode, as well as the pointer register to be used. Figure 15 lists the legal formats for the postbyte. Table 2 gives the assembler form and the number of cycles and bytes added to the basic values for indexed addressing for each variation

# FIGURE 15 — INDEXED ADDRESSING POSTBYTE REGISTER BIT ASSIGNMENTS

	Post-Byte Register Bit						Indexed Addressing	
7	6	5	4	3	2	1	0	Mode
0	R	R	d	d	d	đ	đ	EA = R + 5 Bit Offset
1	R	R	0	0	0	0	0	,R+
	R	R	i	0	0	0	1	,R++
	R	R	0	0	0	1	0	, – R
ι	R	R	i	0	0	1	1	, – – R
1	R	R	i	0	1	0	0	EA = ,R +0 Offset
1	R	R	ī	0	1	0	1	EA = ,R + ACCB Offset
1	R	R	i	0	1	1	0	EA = ,R + ACCA Offset
1	R	R	1	1	0	0	0	EA = ,R +8 Bit Offset
1	R	R	1	1	0	0	1	EA = ,R + 16 Bit Offset
1	R	Ř	1	1	0	1	1	EA = ,R + D Offset
1	×	×	í	1	1	0	0	EA = ,PC +8 Bit Offset
1	×	×	1	1	1	0	1	EA = ,PC + 16 Bit Offset
1	R	R	-	1	1	1	1	EA = (,Address)
	_		Ī	_			_	
			L					Indirect Field
	(Sign Bit when b7 = 0)							(Sign Bit when b7 = 0)
	Register Field: RR							Register Field: RR 00 = X
x =	Don't	Car	4					00 = X 01 = Y
	x = Don't Care d = Offset Bit							10 = U
0 = Not Indirect i = 1 = Indirect							11 = S	

**ZERO-OFFSET INDEXED** — In this mode, the selected pointer register contains the effective address of the data to be used by the instruction. This is the fastest indexing mode.

Examples are:

LDD O, X LDA ,S

CONSTANT OFFSET INDEXED - In this mode, twos complement offset and the contents of one of the pointer registers are added to form the effective address of the operand. The pointer register's initial content is unchanged by the addition.

Three sizes of offset are available:

5-bit (-16 to +15)

8-bit (-128 to +127)

16-bit (-32768 to +32767)

Ite-bit 1 – 32/68 to +32/6/i.

The twos complement 5-bit offset is included in the post-byte and, therefore, is most efficient in use of bytes and cycles. The twos complement 8-bit offset is contained in a single byte following the postbyte. The twos complement 16-bit offset is in the two bytes following the postbyte. In most cases the programmer need not be concerned with the size of this offset since the assembler will select the optimal size automatically.

Examples of constant-offset indexing are:

LDA 23,X

LDX -2,S

LDY 300,X

LDU CAT,Y

TABLE 2 - INDEXED ADDRESSING MODE

		Non Indirect			Non Indirect					Indirect		
Туре	Forms	Assembler Form	Postbyte Opcode	±	+	Assembler Form	Postbyte Opcode	+~	+			
Constant Offset From R	No Offset	,R	1RR00100	0	0	[.R]	1RR10100	3	0			
(2s Complement Offsets)	5-Bit Offset	n, R	ORRnnnnn	1	0	defaults	to 8-bit					
	8-Bit Offset	n, R	1RR01000	1	1	(n, R)	1RR11000	4	1			
	16-Bit Offset	n, R	1RR01001	4	2	[n, R]	1RR11001	7	2			
Accumulator Offset From R	A Register Offset	A, R	1RR00110	ī	0	[A, R]	1RR10110	4	0			
(2s Complement Offsets)	B Register Offset	B, R	1RR00101	1	0	(B, R) .	1RR10101	4	0			
	D Register Offset	D, R	1RR01011	4	0	[D, R]	1RR11011	7	0			
Auto Increment/Decrement R	Increment By 1	,R+	1RR00000	2	ō	not allowed						
	Increment By 2	,R++	1RR00001	3	0	[,R++]	1RR10001	6	0			
	Decrement By 1	, – R	1RR00010	2	0	not allowed						
	Decrement By 2	, R	1RR00011	3	0	{, − − R}	1RR10011	6	0			
Constant Offset From PC	8-Bit Offset	n, PCR	1xx01100	1	1	(n, PCR)	1xx11100	4	1			
(2s Complement Offsets)	16-Bit Offset	n, PCR	1xx01101	5	2	[n, PCR]	1xx11101	8	2			
Extended Indirect	16-Bit Address	-	_	<u> </u>	-	(n)	10011111	5	2			

\* and \* indicate the number of additional cycles and bytes respectively for the particular indexing variation.

Some examples are:

LDA B, Y LDX D, Y LEAX B, X

AUTO INCREMENT/DECREMENT INDEXED — In the auto increment addressing mode, the pointer register contains the address of the operand. Then, after the pointer register is used, it is incremented by one or two. This addressing mode is useful in stepping through tables, moving data, or creating software stacks. In auto decrement, the pointer register is decremented prior to use as the address of the data. The use of auto decrement is similar to that of auto increment, but the tables, etc., are scanned from the high to low addresses. The size of the increment/decrement can be either one or two to allow for tables of either 8- or 16-bit data to be accessed and is selectable by the programmer. The pre-decrement, post-increment nature of these modes allows them to be used to create additional software stacks that behave identically to the U and S stacks.

Some examples of the auto increment/decrement addressing modes are:

LDA ,X+ STD ,Y++ LDB ,-Y LDX ,--S

Care should be taken in performing operations on 16-bit pointer registers (X, Y, U, S) where the same register is used to calculate the effective address.

Consider the following instruction:

STX 0,X + + (X initialized to 0)

The desired result is to store a zero in locations \$0000 and \$0001, then increment X to point to \$0002. In reality, the following occurs:

0  $\rightarrow$  temp calculate the EA, temp is a holding register  $X+2 \rightarrow X$  perform auto increment  $X \rightarrow$  (temp) do store operation

## INDEXED INDIRECT

All of the indexing modes, with the exception of auto increment/decrement by one or a  $\pm\,5$ -bit offset, may have an additional level of indirection specified. In indirect addressing, the effective address is contained at the location specified by the contents of the index register plus any offset. In the example below, the A accumulator is loaded indirectly using an effective address calculated from the index register and an offset.

Before Execution A = XX (don't care) X = \$F000

\$0100	LDA (\$10,X)	EA is now \$F010
\$F010 \$F011	\$F1 \$50	\$F150 is now the new EA
\$F150	\$AA	
A =	Execution \$AA (actual data	loaded)

All modes of indexed indirect are included except those which are meaningless (e.g., auto increment/decrement by 1 indirect). Some examples of indexed indirect are:

LDA	[,X]
LDD	[10,S]
LDA	[B,Y]
LDD	[ + + X, ]

### RELATIVE ADDRESSING

The byte(s) following the branch opcode is (are) treated as a signed offset which may be added to the program counter. If the branch condition is true, then the calculated address (PC + signed offset) is loaded into the program counter. Program execution continues at the new location as indicated by the PC; short (one byte offset) and long (two bytes offset) relative addressing modes are available. All of memory can be reached in long relative addressing as an effective address interpreted modulo 216. Some examples of relative addressing are:

CAT DOG	BEQ BGT LBEQ LBGT	CAT DOG RAT RABBIT	(short) (short) (long) (long)
RAT	NOP		
RABBIT	NOP		

## PROGRAM COUNTER RELATIVE

The PC can be used as the pointer register with 8- or 16-bit signed offsets. As in relative addressing, the offset is added to the current PC to create the effective address. The effective address is then used as the address of the operand or data. Program counter relative addressing is used for writing position independent programs. Tables related to a particular routine will maintain the same relationship after the routine is moved, if referenced relative to the program counter. Examples are:

LDA CAT, PCR LEAX TABLE, PCR

Since program counter relative is a type of indexing, an additional level of indirection is available.

LDA [CAT, PCR] LDU [DOG, PCR]

#### INSTRUCTION SET

The instruction set of the EF6809E is similar to that of the EF6800 and is upward compatible at the source code level. The number of opcodes has been reduced from 72 to 59, but because of the expanded architecture and additional addressing modes, the number of available opcodes (with different addressing modes) has risen from 197 to 1464.


Some of the new instructions are described in detail below.

#### PSHU/PSHS

The push instructions have the capability of pushing onto either the hardware stack (S) or user stack (U) any single register or set of registers with a single instruction.

#### PULU/PULS

The pull instructions have the same capability of the push instruction, in reverse order. The byte immediately following the push or pull opcode determines which register or registers are to be pushed or pulled. The actual push/pull sequence is fixed, each bit defines a unique register to push or pull, as shown below.



## TFR/FXG

Within the EF6809E, any register may be transferred to or exchanged with another of like size; i.e., 8-bit to 8-bit or 16-bit. Bits 4-7 of postbyte define the source register, while bits 0-3 represent the destination register. These are denoted as follows:

#### 

0101 = PC

All other combinations are undefined and INVALID.

### LEAX/LEAY/LEAU/LEAS

The LEA (load effective address) works by calculating the effective address used in an indexed instruction and stores that address value, rather than the data at that address, in a pointer register. This makes all the features of the internal addressing hardware available to the programmer. Some of the implications of this instruction are illustrated in Table 3.

The LEA instruction also allows the user to access data and tables in a position independent manner. For example:



This sample program prints: 'MESSAGE'. By writing MSG1, PCR, the assembler computes the distance between the present address and MSG1. This result is placed as a constant into the LEAX instruction which will be indexed from the PC value at the time of execution. No matter where the code is located when it is executed, the computed offset from the PC will put the absolute address of MSG1 into the X pointer register. This code is totally position independent.

The LEA instructions are very powerful and use an internal holding register (temp). Care must be exercised when using the LEA instructions with the auto increment and auto decrement addressing modes due to the sequence of internal operations. The LEA internal sequence is outlined as follows:

LEAa b+ (any of the 16-bit pointer registers X. Y.

LEAa ,b+	U, or S may be substituted for a and b.)
<ol> <li>b → temp</li> </ol>	(calculate the EA)
2. b+1→ b	(modify b, postincrement)
<ol><li>temp→ a</li></ol>	(load a)

LEAa , – b

<ol> <li>b − 1 → temp</li> </ol>	(calculate EA with predecrement)
2. b−1 → b	(modify b, predecrement)
<ol><li>temp→ a</li></ol>	(load a)

## TABLE 3 - LEA EXAMPLES

	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	12 120 1111 120
Instruction	Operation	Comment
LEAX 10, X	X + 10 X	Adds 5-Bit Constant 10 to X
LEAX 500, X	X + 500 → X	Adds 16-Bit Constant 500 to X
LEAY A, Y	Y+A -+ Y	Adds 8-Bit A Accumulator to Y
LEAY D, Y	Y+D - Y	Adds 16-Bit D Accumulator to Y
LEAU - 10, U	U − 10 → U	Substracts 10 from U
LEAS - 10, S	S - 10 → S	Used to Reserve Area on Stack
LEAS 10, S	S + 10 → S	Used to 'Clean Up' Stack
LEAX 5, S	S + 5 - X	Transfers As Well As Adds

Auto increment-by-two and auto decrement-by-two instructions work similarly. Note that LEAX ,X+ does not change X, however LEAX, -X does decrement X LEAX 1,X should be used to increment X by one.

Multiplies the unsigned binary numbers in the A and B accumulator and places the unsigned result into the 16-bit D accumulator. This unsigned multiply also allows multipleprecision multiplications

### LONG AND SHORT RELATIVE BRANCHES

The EF6809E has the capability of program counter relative branching throughout the entire memory map. In this mode, if the branch is to be taken, the 8- or 16-bit signed offset is added to the value of the program counter to be used as the effective address. This allows the program to branch anywhere in the 64K memory map. Position independent code can be easily generated through the use of relative branching. Both short (8 bit) and long (16 bit) branches are available

After encountering a sync instruction, the MPU enters a sync state, stops processing instructions, and waits for an interrupt. If the pending interrupt is non-maskable (NMI) or maskable (FIRQ, IRQ) with its mask bit (F or I) clear, the processor will clear the sync state and perform the normal interrupt stacking and service routine. Since FIRQ and IRQ are not edge-triggered, a low level with a minimum duration of three bus cycles is required to assure that the interrupt will be taken. If the pending interrupt is maskable ( $\overline{FIRQ}$ ,  $\overline{[RQ]}$ ) with its mask bit (F or I) set, the processor will clear the sync state and continue processing by executing the next in-line instruction. Figure 16 depicts sync timing.

## SOFTWARE INTERRUPTS

A software interrupt is an instruction which will cause an interrupt and its associated vector fetch. These software interrupts are useful in operating system calls, software debugging, trace operations, memory mapping, and soft-ware development systems. Three levels of SWI are available on this EF6809E and are prioritized in the following order: SWI, SWI2, SWI3.

## 16-BIT OPERATION

The EF6809E has the capability of processing 16-bit data. These instructions include loads, stores, compares, adds, subtracts, transfers, exchanges, pushes, and pulls

## CYCLE-BY-CYCLE OPERATION

The address bus cycle-by-cycle performance chart (Figure 16) illustrates the memory-access sequence corresponding to each possible instruction and addressing mode in the EF6809E. Each instruction begins with an opcode fetch. While that opcode is being internally decoded, the next program byte is always fetched. (Most instructions will use the next byte, so this technique considerably speeds throughput.) Next, the operation of each opcode will follow the flowchart.  $\overline{VMA}$  is an indication of FFFF16 on the address bus,  $R/\overline{W}=1$  and BS = 0. The following examples illustrate the use of the chart

Example 1: LBSR (Branch Taken) Before Execution SP = F000



#### CYCLE-BY-CYCLE FLOW

Cycle #	Address	Data	R/W	Description
1	8000	17	1	Opcode Fetch
2	8001	20	1	Offset High Byte
3	8002	00	1	Offset Low Byte
4	FFFF	*	1 1	VMA Cycle
5	FFFF		1	VMA Cycle
6	A000		1	Computed Branch Address
7	FFFF	*	1	VMA Cycle
8	EFFF	80	0	Stack High Order Byte of
				Return Address
9	EFFE	03	0	Stack Low Order Byte of
				Return Address

Example 2: DEC (Extended)

\$8000	DEC	\$A00Ò
\$A000	FCB	\$80

#### CYCLE-BY-CYCLE FLOW

Cycle #	Address	Data	R/W	Description
1	8000	7A	1	Opcode Fetch
2	8001	A0	1	Operand Address, High Byte
3	8002	00	1	Operand Address, Low Byte
4	FFFF		1	VMA Cycle
5 ,	A000	80	1	Read the Data
6	FFFF		1	VMA Cycle
7	FFFF	7F	0	Store the Decremented Data

The data bus has the data at that particular address.

## INSTRUCTION SET TABLES

The instructions of the EF6809E have been broken down into five different categories. They are as follows:

8-bit operation (Table 4)

16-bit operation (Table 5)


Index register/stack pointer instructions (Table 6)

Relative branches (long or short) (Table 7) Miscellaneous instructions (Table 8)

Hexadecimal values for the instructions are given in Table 9

## PROGRAMMING AID

Figure 18 contains a compilation of data that will assist you in programming the EF6809E.




NOTES. 1. If the associated mask bit is set when the interrupt is requested, LIC will go low and this cycle will be an instruction fetch from address location PC + 1. However, if the interrupt is accepted (NMI or an unmasked FIRQ or IRQ) LIC will remain high and interrupt processing will start with this yorde as mor figures a loan of tigutes about 10 minute.

2. If mask bits are clear, IRQ and FIRQ must be held low for three cycles to guarantee that interrupt will be taken, although only one cycle is necessary to bring the processor out of SYNC.

is necessary to bring the processor out or 3 mes.


3. Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted



This Material Copyrighted By Its Respective Manufacturer


1-171

FIGURE 17 - CYCLE-BY-CYCLE PERFORMANCE (Sheet 2 of 9)




1-172

This Material Copyrighted By Its Respective Manufacturer




This Material Copyrighted By Its Respective Manufacturer



This Material Copyrighted By Its Respective Manufacturer

FIGURE 17 - CYCLE-BY-CYCLE PERFORMANCE (Sheet 5 of 9)



1-175

This Material Copyrighted By Its Respective Manufacturer

FIGURE 17 - CYCLE-BY-CYCLE PERFORMANCE (Sheet 6 of 9)

1-176


The index register is incremented following the indexed access

FIGURE 17 - CYCLE-BY-CYCLE PERFORMANCE (Sheet 7 of 9)

Constant Offset from R


No Offset
8-Bit Offset
16-Bit Offs

## FIGURE 17 - CYCLE-BY-CYCLE PERFORMANCE (Sheet 8 of 9)



Effective Address (EA) Constant Offset from R No Offset index Register Index Register + Post Byte Index Register + Post Byte High Post Byte Low 5-Bit Offset 8-Bit Offset 16-Bit Offset Accumulator Offset from R
A Register Offset
B Register Offset
D Register Offset Index Register + A Register Index Register + B Register Index Register + D Register Auto Increment/Decrement R Increment by 1 Increment by 2 Decrement by 1 Decrement by 2 Index Register andex Register and Registe Constant Offset from PC 8 Bit Offset Program Counter + Offset Byte Program Counter + Offset High Byte Offset Low Byte 16 Bit Offset Direct Page Register Address Low Direct Address High Address Low Extended NNNN + 1 \* The index register is incremented tollowing the indexed access

FIGURE 17 - CYCLE-BY-CYCLE PERFORMANCE (Sheet 9 of 9)






TABLE 4 - 8-BIT ACCUMULATOR AND MEMORY INSTRUCTIONS

	Operation Operation
Mnemonic(s)	
ADCA, ADCB	Add memory to accumulator with carry
ADDA, ADDB	Add memory to accumulator
ANDA, ANDB	And memory with accumulator
ASL, ASLA, ASLB	Arithmetic shift of accumulator or memory left
ASR, ASRA, ASRB	Arithmetic shift of accumulator or memory right
BITA, BITB	Bit test memory with accumulator
CLR, CLRA, CLRB	Clear accumulator or memory location
CMPA, CMPB	Compare memory from accumulator
COM, COMA, COMB	Complement accumulator or memory location
DAA	Decimal adjust A accumulator
DEC, DECA, DECB	Decrement accumulator or memory location
EORA, EORB	Exclusive or memory with accumulator
EXG R1, R2	Exchange R1 with R2 (R1, R2 = A, B, CC, DP)
INC, INCA, INCB	Increment accumulator or memory location
LDA, LDB	Load accumulator from memory
LSL, LSLA, LSLB	Logical shift left accumulator or memory location
LSR, LSRA, LSRB	Logical shift right accumulator or memory location
MUL	Unsigned multiply (A × B - D)
NEG, NEGA, NEGB	Negate accumulator or memory
ORA, ORB	Or memory with accumulator
ROL, ROLA, ROLB	Rotate accumulator or memory left
ROR, RORA, RORB	Rotate accumulator or memory right
SBCA, SBCB	Subtract memory from accumulator with borrow
STA, STB	Store accumulator to memory
SUBA, SUBB	Subtract memory from accumulator
TST, TSTA, TSTB	Test accumulator or memory location
TFR R1, R2	Transfer R1 to R2 (R1, R2 = A, B, CC, DP)

TER R1, R2 Transfer R1 to H2 (H1, H2 = A, B, CC, DF)

NOTE: A, B, CC or DP may be pushed to (pulled from) either stack with PSHS, PSHU (PULS, PULU) instructions.

TABLE 5 — 16-BIT ACCUMULATOR AND MEMORY INSTRUCTIONS

Mnemonic(s)	Operation
ADDD	Add memory to D accumulator
CMPD	Compare memory from D accumulator
EXG D. R	Exchange D with X, Y, S, U or PC
LDD	Load D accumulator from memory
SEX	Sign Extend B accumulator into A accumulator
STD	Store D accumulator to memory
SUBD	Subtract memory from D accumulator
TER D. R	Transfer D to X, Y, S, U or PC
TER R. D	Transfer X, Y, S, U or PC to D

NOTE: D may be pushed (pulled) to either stack with PSHS, PSHU (PULS, PULU) instructions

TABLE 6 — INDEX REGISTER/STACK POINTER INSTRUCTIONS

Instruction	Description
CMPS, CMPU	Compare memory from stack pointer
CMPX, CMPY	Compare memory from iridex register
EXG R1, R2	Exchange D, X, Y, S, U or PC with D, X, Y, S, U or PC
LEAS, LEAU	Load effective address into stack pointer
LEAX, LEAY	Load effective address into index register
LDS. LDU	Load stack pointer from memory
LDX, LDY	Load index register from memory
PSHS	Push A, B, CC, DP, D, X, Y, U, or PC onto hardware stack
PSHU	Push A, B, CC, DP, D, X, Y, S, or PC onto user stack
PULS	Pull A, B, CC, DP, D, X, Y, U or PC from hardware stack
PULU	Pull A, B, CC, DP, D, X, Y, S or PC from hardware stack
STS, STU	Store stack pointer to memory
STX, STY	Store index register to memory
TER R1, R2	Transfer D, X, Y, S, U or PC to D, X, Y, S, U or PC
ABX	Add B accumulator to X (unsigned)

TABLE 7 - BRANCH INSTRUCTIONS

Instruction	Description
	SIMPLE BRANCHES
BEQ, LBEQ	Branch if equal
BNE. LBNE	Branch if not equal
BMI, LBMI	Branch if minus
BPL, LBPL	Branch if plus
BCS, LBCS	Branch if carry set
BCC, LBCC	Branch if carry clear
BVS. LBVS	Branch if overflow set
BVC, LBVC	Branch if overflow clear
	SIGNED BRANCHES
BGT, LBGT	Branch if greater (signed)
BVS, LBVS	Branch if invalid 2's complement result
BGE, LBGE	Branch if greater than or equal (signed)
BEQ, LBEQ	Branch if equal
BNE, LBNE	Branch if not equal
BLE, LBLE	Branch if less than or equal (signed)
BVC, LBVC	Branch if valid 2's complement result
BLT, LBLT	Branch (f less than (signed)
	UNSIGNED BRANCHES
BHI, LBHI	Branch if higher (unsigned)
BCC, LBCC	Branch if higher or same (unsigned)
BHS, LBHS	Branch if higher or same (unsigned)
BEQ, LBEQ	Branch if equal
BNE, LBNE	Branch if not equal
BLS, LBLS	Branch if lower or same (unsigned)
BCS, LBCS	Branch if lower (unsigned)
BLO, LBLO	Branch if lower (unsigned)
	OTHER BRANCHES
BSR, LBSR	Branch to subroutine
BRA, LBRA	Branch always
BRN, LBRN	Branch never

TABLE 8 - MISCELLANEOUS INSTRUCTIONS

Instruction Description		
ANDCC	AND condition code register	
CWAI	AND condition code register, then wait for interrupt	
NOP	No operation	
ORCC	OR condition code register	
JMP	Jump	
JSR	Jump to subroutine	
RTI	Return from interrupt	
RTS	Return from subroutine	
SWI, SWI2, SWI3	Software interrupt (absolute indirect)	
SYNC	Synchronize with interrupt line	

TABLE 9 - HEXADECIMAL VALUES OF MACHINE CODES

OP	Mnem	Mode	-	,	OP	Mnem	Mode	~	1	OP	Mnem	Mode	-	,
00	NEG	Direct	6	2	30	LEAX	Indexed	4+	2+	60	NEG	Indexed	6+	2+
01	NEG	Direct	۱ ۱		31	LEAY	♠	4+	2+	61	•	<b>↑</b>		
	•	1 1			32	LEAS	l i	4+	2+	62	•		l	İ
02	сом	1 1	6	2	33	LEAU	Indexed	4+	2+	63	сом		6+	2+
03			6	2	34	PSHS	Immed	5+	2	64	LSR		6+	2+
04	LSR	1 1	ľ	-	35	PULS	Immed	5+	2	65	•			!
05		1 1	6	2	36	PSHU	Immed	5+	2	66	ROR		6+	2+
06	ROR			2	37	PULU	Immed	5+	2	67	ASR	. 1	6+	2+
07	ASR	1 1	6	2	38	•	-		-	68	ASL, LSL		6+	2+
08	ASL, LSL	1 !	6		39	RTS	Inherent	5	1	69	ROL		6+	2+
09	ROL	1 1	6	2		ABX	A	3	1	6A	DEC	1 1	6+	2+
0A	DEC		6	2	3A	RTI	l T	6/15	l i	6B	*			1
0B	* 1	1 1	1		3B		l	≥ 20	2	6C	INC		6+	2+
OC.	INC	1 1	ļ 6	2	3C	CWAI	V	11	1	6D	TST		6+	2+
OD	TST	1 1	6	2	3D .	MUL	Inherent	' '	Ι'	6E	JMP	l l	3+	2+
0E	JMP	1 🔻	3	2	3E	=	l	19	١,	6F	CLR	Indexed	6+	2+
0F	CLR	Direct	6	2	3F	SWI	Inherent	19	1'	br .	CLH	HIGENEG	<u>٠</u>	1
		1			40	NEGA	Inherent	2	l,	70	NEG	Extended	7	3
10	Page 2	1 -	-	-	41	, NEGA	A	ļ ~	1	71	*	A .		
11	Page 3	-	-	_			l T		1	72		I T		
12	NOP	Inheren		1	42			2	1	73	сом	1	7	1 3
13	SYNC	Inheren	1 ≥ 4	1	43	COMA	1	2	l;	74	LSR		7	3
14	١.	1	1	ŀ	44	LSRA		4	l '	75	*		ľ	1
15	¦ *		l.		45	*		١,	١.		ROR	1 1	7	3
16	LBRA	Relative	5	3	46	RORA		2	1	76 77	ASR		17	3
17	LBSR	Relative	9	3	47	ASRA		2	1				17	3
18	•	1	1		48	ASLA, LSLA		2	1	78	ASL, LSL		7	3
19	DAA	Inheren	t 2	1	49	ROLA	1	2	11	79	ROL	1 1	17	3
1A	ORCC	Immed	3	2	4A	DECA		2	1	7A	DEC		1'	13
18		_	1		4B	*		1	i	7 <b>B</b>	• .	1 1	l_	١,
1C	ANDCC	Immed	3	2	4C	INCA		2	1	7C	INC	1	7	3
1D	SEX	Inheren	τ 2	1	4D	TSTA	1	2	1	7D	TST		7	3
1E	EXG	Immed		2	4E	•	₩	1	1	7E	JMP	₩	4	3
1F	TER	Immed	1 -	2	4F	CLRA	Inherent	2	1	7F	CLR	Extended	1 7	3
117	17.11	1,111100	<del> </del>	<del>  -</del>	-	<del> </del>		+	+	+		1	1.	+-
20	BRA	Relativ	a   3	2	50	NEGB	Inheren	2	1	80	SUBA	Immed	2	2
21	BRN	A	3	1 2	51		♠	ŀ	1	81	CMPA	! ↑	2	2
22	вні	I T	13	2	52		1	1	1	82	SBCA	1 1	2	2
23	BLS	1 1	l 3	2	53	сомв		2	1	83	SUBD		4	3
		1 1	3	2	54	LSRB	1 1	12	1	84	ANDA	1 1	2	2
24	BHS, BCC	1	3	2	55	*		1		85	BITA		2	2
25	BLO, BCS		3	2	56	RORB		2	1	86	LDA	1	2	2
26	BNE		3	2	57	ASRB		2	1	87	•	1 1	1	1
27	BEQ		3	2	58	ASLB, LSLB		2	Ιi	88	EORA		2	2
28	BVC				59	ROLB		2	1	89	ADCA	1	2	2
29	BVS		3	2	58 5A	DECB		2	Ιi	8A	ORA	1 1	2	2
2A	BPL		3	2		• DECB		1~	Ι΄	8B	ADDA	↓	2	2
28	ВМІ		3	2	5B	1		2	1	8C	CMPX	Immed	4	3
2C	BGE	1 1	3	2	5C	INCB	1	12	Li	8D	BSR	Relative		2
2D	BLT	1 1	3	2	5D	TSTB		1	1'	8E	LDX	Immed		3
2E	BGT	₩	3	2	5E	*	1♥	, 2	1,	8F	1	1 """"	١	ľ
2F	BLE	Relativ	e 3	2	5F	CLRB	Inhéren	1 Z	Ι'	OF-	I	1	1	- i

LEGEND:

- Number of MPU cycles (less possible push pull or indexed-mode cycles)

# Number of program bytes

• Denotes unused opcode

TABLE 9 - HEXADECIMAL VALUES OF MACHINE CODES (CONTINUED)

			IABL	T		IMAL VALUES OF	1		DEG 100			,		
OP	Mnem	Mode	1~	'	OP	Mnem	Mode	~	1	OP	Mnem	Mode	<u> </u>	
90	SUBA	Direct	4	2	C0	SUBB	Immed	2	2	ł				
91	CMPA	1 1	4	2	C1	CMPB	♠	2	2			and 3 Machine	•	
92	SBCA		4	2	C2	SBCB		2	2	ŀ		Codes		
93	SUBD		6	2	C3	ADDD		4	3	·			Τ	
94	ANDA		4	2 2	C4	ANDB	1	2	2	1021	LBAN	Relative	5	4
95	BITA		4		C5	BITB	Immed	2	2	1022	LBHI	<b>↑</b>	5(6)	4
96 97	LDA STA		4	2	C6	LDB	Immed	2	2	1023	LBLS		5(6)	4
98	EORA	1 1	4	2	C7	-	↑			1024	LBHS, LBCC	1	5(6)	4
96 99	ADCA	1	4	2	C8	EORB		2	2	1025	LBCS, LBLO		5(6)	4
9A	ORA	1	4	2	C9	ADCB		2	2	1026	LBNE		5(6)	4
9B	ADDA		4	2	CA CB	ORB ADDB		2	2	1027	LBEQ	l 1	5(6)	4
9C	CMPX		6	2	CC	LDD		3	3	1028 1029	LBVC LBVS		5(6) 5(6)	4
9D	JSR	1 1	7	2	CD	*	1 1	3	3	1029	LBPL		5(6)	4
9E	LDX	↓	5	2	CE	LDU	Immed	3	3	102B	LBMI		5(6)	4
9F	STX	Direct	5	2	CF	•	1	ľ		102C	LBGE	Į.	5(6)	4
		-	+					$\vdash$		102D	LBLT		5(6)	4
A0	SUBA	Indexed	4+	2+	D0	SUBB	Direct	4	2	102E	LBGT	↓	5(6)	4
A1	CMPA	<b>A</b>	4+	2+	D1	CMPB	1	4	2	102E	LBLE	Relative	5(6)	4
A2	SBCA		4+	2+	D2	SBCB		4	2	103F	SWI2	Inherent	20	2
A3	SUBD		6+	2+	D3	ADDD		6	2	1083	CMPD	Immed	5	4
A4	ANDA		4+	2+	D4	ANDB		4	2	108C	CMPY		5	4
A5	BITA		4+	2+	D5	BITB		4	2	108E	LDY	Immed	4	4
A6	LDA		4+	2+	D6	LDB STB		4	2	1093	CMPD	Direct	7	3
Α7	STA		4+	2+	D7 D8	EORB	1	4	2	109C	CMPY	<b>★</b> ``	7	3
A8	EORA		4+	2+	D9	ADCB	1 1	4	2	109E	LDY	↓	6	3
A9	ADCA		4+	2+	DA	ORB	1 1	4	2	109F	STY	Direct	6	3
AA	ORA		4+	2+	DB	ADDB		4	2	10A3	CMPD	indexed	7+	3+
AB	ADDA	i l	4+	2+	DC	LDD		5	2	10AC	CMPY	♠	7+	3+
AC	CMPX		6+	2+	DD	STD		5	2	10AE	LDY		6+	3+
AD	JSR		7+	2+	DE	LDU	↓	5	2	10AF	STY	Indexed	6+	3+
AE	LDX	♥	5+	2+	DF	STU	Direct	5	2	1083	CMPD	Extended	8	4
AF	STX	Indexed	5+	2+			<del> </del>	$\vdash$		10BC	CMPY	<b>I</b> • • •	8	4
В0	SUBA	Extended		3	EO	SUBB	indexed	4+	2+	10BE	LDY		7	4
B1	CMPA	Extended		3	E1	СМРВ	1	4+	2+	10BF	STY	Extended	7	4
B2	SBCA	I ↑	5	3	E2 -	SBCB	1 1	4+	2+	10CE	LDS	immed	4	4
B3	SUBD	1 1	7	3	E3	ADDD ANDB	1	6+ 4+	2+	10DE	LDS	Direct	6	3
B4	ANDA		5	3	E4 E5	BITB	1 1	4+	2+ 2+	10DF	STS	Direct	6	3
85	BITA		5	3	E6	LD8		4+	2+	10EE	LDS	Indexed	6+	3+
B6	LDA		5	3	E7	STB	1 1	4+	2+	10EF 10FE	STS LDS	Indexed Extended	6+ 7	3+
B7	STA		5	3	E8	EORB		4+	2+	10FE	STS	Extended	7	4
88	EORA		5	3	E9	ADCB		4+	2+	113F	SWI3	Inherent	20	2
89	ADCA	1	5	3	EA	ORB		4+	2+	1183	CMPU	Immed	5	4
ВА	ORA	$\perp$	5	3	EB	ADDB		4+	2+	118C	CMPS	Immed	5	4
вв	ADDA		5	3	EC	LDD		5+	2+	1193	CMPU	Direct	7	3
вс	CMPX		7	3	ED	STD		5+	2+	119C	CMPS	Direct	7	3
BD	JSR		8	3.	EE	LDU	₩	5+	2+	11A3	CMPU	Indexed	7+	3+
BE	LDX	₩	6	3	EF	STU	Indexed	5+	2+	11AC	CMPS	indexed	7+	3+
BF	STX	Extended	6	3		ĆU DD	Cuter d.	5	3	11B3	CMPU	Extended	8	4
-					F0	SUBB	£×tended		3	11BC	CMPS	Extended		4
					F1 F2	CMPB SBCB	↑	5	3					1
					F3	ADDD		7	3					1
					F4	ANDB		5	3					
					F5	BITB		5	3					
					F6	LDB		5	3					[
					F7	STB		5	3					l
					F8	EORB		5	3					l
NOTE	: All unused opc	odes are bo	th unc	etined	F9	ADCB		5	3					l
	and illegal			ļ	FA	ORB		5	3					1
					FB	ADDB	Extended	5	3					l
					FC	LDD	Extended	6	3					1
								6	3				1	1
					ו טו									
					FD FE	STD LDU	l Î	6	3					

FIGURE 18 - PROGRAMMING AID

			_				Δ.	drase	ina N	lodes								П			П	
		1	media	1		irect	_		dexe		Fv	tende	ad	Ir	here	nt		5	3	2	1	0
Instruction	Forms	Op	mea:	#	Op	~	7	Op	~	7	0 Î	~	7	Qp.	~	1	Description	H	Z	Z	V	С
ABX	101113	- 00	Н	-		-	- 1						$\neg$	3A	3	1	B + X - X (Unsigned)	•	•	•	•	•
ADC	ADCA	89	2	2	99	4	2	A9	4+	2 +	B9	5	3			_	A+M+C-A	1	t	1	ı	ı
<b>U</b> UC	ADCB	C9	2	2	D9	4	2	E9	4+	2+	F9	5	3				B + M + C → B	1	1	1	1	
ADD	ADDA	88	2	2	9B	4	2	AB	4+	2+	вв	5	3				A + M - A	1	1	ι	1	ı
-00	ADDB	СВ	2	2	DB	4	2	EB	4+	2 +	FB	5	3				B + M → B	1	t	1	1	1
	ADDD	СЗ	4	3	D3	6	-2	E3	6+	2+	F3	7	3				D+MM+1-D		1	1	1	_
AND	ANDA	84	2	2	94	4	2	Α4	4 +	2 +	84	5	3				A A M - A		1	1	0	١:
	ANDB	C4	2	2	D4	4	2	E4	4 +	2+	F4	5	3				BAM-G CCAIMM-CC	1.	,	١,١	ا ا	:
	ANDCC	1C	3	2		_			_		-				-	-	A)	8	-	1	1	
ASL	ASLA						'							48 58	2 2	1		8	l i	i	i	
	ASLB	ł			08	6	2	68	6+	2+	78	,	3		-	'	M C 67 50	8		i	t	
	ASL	<b>├</b>	₩		UO	-	<u> </u>	- 00	10.			_	<u> </u>	47	2	۱	A > ( >	8	t	1	•	T
ASR	ASRA	ŀ	1											57	2	1	8 } └╼╾┤┤ │	8	ı	1	•	
	ASR	1			07	6	2	67	6+	2+	77	7	3				M) 67 60 C	8	1	t	•	L
BIT	BITA	85	2	2	95	4	2	A5	4 +	2 +	85	5	3				Bit Test A (M A A)	•	;	1	0	1
0.,	BITB	C5	2	2	05	4	2	E5	4+	2+	F5	5	3				Bit Test B IM A Bi	·	1	1	0	L
CLR	CLRA													4F	2	1	0-A	•	0	1	0	Ι
	CLRB	1		'	l				ĺ			١		5F	2	1		1:	0	H	0	
	CLR	L .	1		OF.	6	2	6F	6 •	2+	7 F	1	3	_	ļ	-	0 - M	8	-	+-	+	t
CMP	CMPA	81	2	2	91	4	2	A1	4 +	2+	81	5	3	l	1	1	Compare M from A Compare M from B	8	1	1	1	l
	CMPB	C1	2	2	D1	4	2	E1	7+	2+	F1 10	5   8	3 4				Compare M:M + 1 from D	1.	;	i	;	
	CMPD	10	5	4	10	7	3	10 A3	/ +	3+	B3	8	4		1	1	Compare Mill F 1 Hom D	1	١.	١.	İ.	١
	CMPS	83 11	5	4	93	7	3	11	7 .	3.	11	8	4	1			Compare MtM + 1 from S		1	1	1	l
	CMPS	80	1 3	1	90	, ,	1	AC	1		ВС	"				İ	,			1		ļ
	CMPU	111	5	4	11	7	3	11	7 +	3+	11	8	4	1		ļ	Compare M:M + 1 from U	1.	1	1	1	1
		83	1		93		ľ	A3	1	1	В3		1				L	١.	١.	١.	١.	1
	CMPX	8C	4	3	9C	6	2	AC		2+	BC	7	3	1	1	1	Compare M:M + 1 from X	:	1	1	1 :	
	CMPY	10	5	4	10	7	. 3	10	7 +	3+	BC	8	4				Compare M:M + 1 from Y	1	١.	١.	Ι.	-
		ВC	1	<b>↓</b>	9C	₩	<b>├</b> ─	AC	ļ	₩	80	$\vdash$	<del> </del> —	43	2	1	$\overline{\Delta} \rightarrow \Delta$	١.	1	1	0	Ť
COM	COMA						1		1			1		53	2	li	1 🖴 📑		l i			
	COMB		1	}	03	6	2	63	6+	2+	73	1	3	55	1	Ι΄	M M	•	ı	1	0	
CWAI	COM	3C	≥20	2	- 03	۳	<del> </del>	+	+	+	+		Ť	-	t	†·-	CC A IMM - CC Wait for Interrupt	$\top$	П		Т	T
DAA	<del> </del>	130	-20	1-		+	+-	$\vdash$	+	+	+	-	<del> </del>	19	2	1	Decimal Adjust A	1.	ī	11	0	1
	DECA	+	╀	<b>├</b>	+		╁	┼	+	+-	+	$\vdash$	┼	4A	2	1	A-1-A	1.	1	1	1	Ť
DEC	DECA			1	1	1		1			-	İ		5A	2	1		•	1	1		
	DEC		1	ĺ	OA.	6	2	6A	6+	2+	7A	7	3	1		1	M – 1 – M	•	1	1	1	_
EOR	EORA	88	2	2	98	4	2	A8	4+	2+	88	5	3			П	A <del>V</del> M A	•	1			
2011	EORB	C8		2	D8	4	2	E8	4 +	2+	F8	5	3	L.	1	<u> </u>	B₩M→B		1:	1	0	+
EXG	R1, R2	16	8	2						Γ			Г	1	1	1	R1 R2 <sup>2</sup>	. •	+		-	-
INC	INCA	+	+-	t				1		1				40		1		•	1.			
	INCB					1	i	1	i		ļ			5C	2	1		•				- 1
	INC		1_	1	OC.	ő	2	+			7C	7	3	<del> </del>	┿.	+	M+1-M	٠.	<del>+</del> :	÷	+!	+
JMP	T	1	i	1	30	3	2				7E	4	3	_	L	$\perp$	EA <sup>3</sup> -PC	ֈ։	-	-	-	-
JSR		T	Т		9D	7	2				BD	- 8	3		$\perp$	1	Jump to Subroutine	1.	+	+	+	+
LD	LDA	86	2	2	96	4	2			2+	B6	5	3		1		M → A	•	т.			
1	FDB	C6	2	2		4	2			2+	F6	5	3		1		M-B	:	1			
	LDD	CC		3			2				FC 10	6	3		1		M:M + 1 → D M:M + 1 → S	:			1	
	LDS	10		4	10 DE	6	3	10		3+	FE FE	Ι′	1 4		1	1	N1.N1 + 1 - 3	1	Ι,	Ι'	1	1
	LDU	CE		3	DE	5	2			2+	FE	6	3	1			M:M + 1 - U	•	۱ ا	1		
	LDX	8E		3		5	1 2				BE		3		1		M:M + 1 - X	•				
	LDY	10		4		6	3						4	1			M;M + 1 - Y	•	1	١   ١	(	)
	1.0	88		1	9E	Ľ	L	A		<u>L</u> .	BE	$\perp$	$\perp$	<u> </u>	$\perp$	4_	1	+	+	+	+	4
LEA	LEAS	1	$\top$	T		T		32	4 -	2+	ſ -	1	1	1		Ì	EA3-S	1.		1		
	LEAU							33					1	1	1		EA3-U	:		- 1	- 1	
	LEAX	1		1				30				1	1	1	1	1	EA3-X EA3-Y		- 1	Ι.		
	LEAY			1	1	Į.		3,	4 -	2+	1	1		1	1	1	[ EA 1		T.	ட'	ш.	J

LEGEND

OP Operation Code (Hexadecimal)

Number of MPU Cycles

Number of Program Bytes

- + Arithmetic Plus
   Arithmetic Minu
- Arithmetic MinusMultiply
- M Complement of M

  - Complement of M
    Transfer Into
    H Half-carry (from bit 3)
    N Negative (sign bit)
    Z Zero result
    V Overflow, 2's complement
    C Carry from ALU
- Test and set if true, cleared otherwise
   Not Affected
   CC Condition Code Register
   Concatenation
   V Logical or

  - Λ Logical and
     Ψ Logical Exclusive or

FIGURE 18 - PROGRAMMING AID (CONTINUED)

		т-					A	dres	sing.	Mode	•						T	т.	Т	_	_	_
		l ir	nmedi	ate		Direc			ndex			xten	ded	1 :	nhere	tne	-	5	3	12	١,	١,
Instruction	Forms	Op		1	Ор	-	1	Op		1	Op		7	Op		7	Description	ਸ			Ιż	+
LSL	LSLA LSLB LSL				08	6	2	68	6+	2+	78	٠,	3	48 58	2 2	1	A)(1)	:	1	1 1 1	1 1	1
LSR	LSRA LSRB LSR				04	6	2	64	6.	2+	74	7	3	44 54	2 2	1		:	0 0	1 1	•	1
MUL			Ī									1	1	3D	11	i	A × B – D (Unsigned)	•	•	1	١.	9
NEG	NEGA NEGB NEG				00	6	2	60	6 +	2+	70	7	3	40 50	2 2	1		8 8 8	1 1	1	1 1	1
NOP														12	2	1	No Operation	•	•	•		
OR	ORA ORB ORCC	8A CA 1A	2 2 3	2 2 2	9A DA	4	2 2	AA EA	4+	2 + 2 +	BA FA	5	3				A V M – A B V M – B CC V IMM – CC	:	1	1	0 0 7	:
PSH	PSHS PSHU	34 36	5+4 5+4	2						<u> </u>							Push Registers on S Stack Push Registers on U Stack	:	:	:	:	:
PUL	PULS PULU	35 37	5 + 4 5 + 4	2 2			<u></u> .	ļ 									Pull Registers from S Stack Pull Registers from U Stack	:	:		Ŀ	:
HOL	ROLA ROLB ROL				09	6	2	69	6+	2+	79	7	3	49 59	2	1	B A A A A A A A A A A A A A A A A A A A	:	1	1	1	1 1
ROR	RORA RORB ROR				06	6	2	66	6+	2+	76	7	3	46 56	2 2	1	Å → □ → □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □	:	1	1	:	1
RTI												_		3B	6/15	1	Return From Interrupt	1		1	T	7
RTS									Ι.					39	5	1	Return from Subroutine	•	•	•	•	•
SBC	SBCA SBCB	82 C2	2	2	92 D2	4	2	A2 E2	4+	2 + 2 +	B2 F2	5 5	3 3				A - M - C → A B - M - C → B	8	1	:	1 1	1
SEX				Ш					ļ	L				1D	2	1	Sign Extend B into A	•	1	ı	0	•
SŤ	STA STB STD STS				97 D7 DD 10 DF	4 5 6	2 2 3	A7 E7 ED 10 EF	4+ 4+ 5+ 6+	2+ 2+ 2+ 3+	B7 F7 FD 10 FF	5 6 7	3 3 4				A-M B-M D-M:M+1 S-M:M+1	• • • •	1 1 1	1 : :	0000	
	STU STX STY				DF 9F 10 9F	5 5 6	2 2 3	AF 10 AF	5+ 5+ 6+	2+ 2+ 3+	BF 10 BF	6 6 7	3 4				U M:M + 1 X M:M + 1 Y M:M + 1	•	1	:	0 0 0	•
- 1	SUBA SUBB SUBD	80 C0 83	2 2 4	2 2 3	90 D0 93	4 6	2 2 2	A0 E0 A3	4 + 4 + 6 +	2+ 2+ 2+	B0 F0 B3	5 5 7	3 3				A - M - A B - M - B D - M;M + 1 - D	8	1	1	1 1	1
	SW1 <sup>6</sup> SW12 <sup>6</sup>										-			3F 10 3F	19 20	1 2	Software Interrupt 1 Software Interrupt 2	:	•		•	:
	SWI3 <sup>6</sup>							ĺ						3F 3F	20	1	Software Interrupt 3		•	•	•	•
SYNC			$\Box$	コ	コ									13	≥4	1	Synchronize to Interrupt	•	•	•	•	•
	R1, R2	1F	6	2	i						T	[					R1→R2 <sup>2</sup>	•	•	•	•	•
	TSTA TSTB TST				OD	6	2	6D	6+	2+	7D	7	3	4D 5D	2		Test A Test B Test M	:	1		0 0 0	•

## NOTES:

- IOTES:

  1. This column gives a base cycle and byte count. To obtain total count, add the values obtained from the INDEXED ADDRESSING MODE table, Table 2.

  2. R1 and R2 may be any pair of 8 bit or any pair of 16 bit registers
  The 8 bit registers are: A, B, CC, DP
  The 16 bit registers are: X, Y, U, S, D, PC

  3. EA is the effective address.

  4. The PSH and PUL instructions require 5 cycles plus 1 cycle for each byte pushed or pulled.

  5. 5(6) means: 5 cycles if branch not taken, 6 cycles if taken (Branch instructions).

  6. SWI sets I and F bits. SWI2 and SWI3 do not affect I and F.

  7. Conditions Codes set as a direct result of the instruction.

  8. Vaue of half-carry flag is undefined.

- 8 Vaue of half-carry flag is undefined.
  9 Special Case Carry set if b7 is SET.

## FIGURE 18 - PROGRAMMING AID (CONTINUED)

## Branch Instructions

			dress Mode							
			eletiv			5 H	3 N	2	\ V	0
Instruction	Forms		- 5		Description		-	-	_	_
BCC	BCC	24	3	2	Branch C = 0	٠.	١•	•	•	٠
	LBCC	10	5(6)	4	Long Branch	١.	٠.	•	•	•
		24		_	C = 0	<b>!</b>	Щ	Щ	_	Ļ.,
BCS	BCS	25	3	2	Branch C = 1	•	•	•	•	٠.
	LBCS	10	5(6)	4	Long Branch	٠.	•	•	•	١.
	ì	25			C=1		┖	Ь.		L
BEQ	BEQ	27	3	2	Branch Z = 1		•	•	٠	٠
	LBEQ	10	5(6)	4	Long Branch		•	•	•	٠
		27			Z = 1	1		Ι.		
BGE	BGE	2C	3	2	Branch ≥ Zero	٠.	•	•	٠	•
000	LBGE	10	5(6)	4	Long Branch ≥ Zero				١.	•
		2C	1				l			
BGT	BGT	2E	3	2	Branch > Zero	•	•		•	•
BUI	LBGT	10			Long Branch > Zero	i •				
		2E								l
BHI	BHL	22	3	2	Branch Higher	١.	•	•	•	•
DHI	LBH	10		4	Long Branch Higher		١.			
	Lon	22	310,	~	Long Bronon ringine	1		ŀ		
BHS	BHS	24	3	2	Branch Higher	١.			•	
BNS	BHS		*	^	or Same	1	1	1		
	LBHS	10	5(6)	4	Long Branch Higher	١.				
	Corts	24	310	"	or Same			1	l	
BLE	BLE	2F	3	1 2	Branch ≤ Zero	•	•	١.	•	١.
DLE	LBLE	10	5(6)		Long Branch ≤ Zero					١.
	1.0.0	2F	1	1 -		1	1		-	ı
BLO	BLO	25	3	1 2	Branch lower	٠.	١.	ţ٠	•	٠.
BLU	LBLO	10					١.	۳.		
	LBLU	25		"	Cong Chanch Cover	1			1	
	1	1 23	1		t .				1	İ
	1	1	1	1	1	1	1	1	i i	1

			dressi Mode leistiv			5	3	2		0
Instruction	Forms	OP.		Ψ,	Description	H	N	Ž	∀	č
BLS	BLS	23	3	2	Branch Lower	•	•	•	•	•
563	1000	1.0	ľ	•	or Same					
	LBLS	10	5(6)	4	Long Branch Lower	٠.	•	•	•	٠
		23		i	or Same	l		_	<u>l</u>	_
BLT	BLT	2D	3	2	Branch < Zero	•	•	•	•	•
	LBLT	10	5(6)	4	Long Branch < Zero	•		٠.	•	١.
		2D	1					_	L	L
ВМІ	ВМІ	28	3	2	Branch Minus	•	•	٠	•	•
	LBMI	10	5(6)	4	Long Branch Minus	•	١.	•	٠	٠.
		2B				L	L		┖	┖
BNE	BNE	26	3	2	Branch Z = 0	٠	•	•	٠.	•
	LBNE	10	5(6)	4	Long Branch	٠	٠	•	•	•
		26	1		Z = 0			<u>.</u>	L	L
BPL	BPL	2A	3	2	Branch Plus	•	•	•	•	•
	LBPL	10	5(6)	4	Long Branch Plus	•	•	٠.	•	•
		2A	L			1	L	┖	L.	L
BRA	BRA .	20	3	2	Branch Always	•	٠	١.	•	
	LBFA	16	5	3	Long Branch Always	•	•	٠.	•	•
BAN	BRN	21	3	2	Branch Never	•	•	•		•
_	LBRN	10	5	4	Long Branch Never	•	•	٠.	•	
	1	21		l				L	辶	L
BSR	8SR	8D	7	2	Branch to Subroutine	•	•	•	•	
	LBSR	17	9	3	Long Branch to	•	•	•	•	١.
		1		1	Subroutine			l		
BVC	BVC	28	3	2	Branch V = 0	•	•	•	•	1
	LBVC	10	5(6)	4	Long Branch	•	•	•		•
		28	1		V = 0		١.	<u> </u>		
BVS	BVS	29	3	2	Branch V = 1	•	•	•	•	
	LBVS	10	5(6)	4	Long Branch		•	•	١.	
	1	29	1	1	V = 1	1		1	1	

# SIMPLE BRANCHES

	OP	~_	
BRA	20	3	2
LBRA	16	5	3
BRN	21	3	2
LBRN	1021	5	4
BSR	8D	7	2
LBSR	17	9	3

## SIMPLE CONDITIONAL BRANCHES (Notes 1-4)

Test	True	OP	False	OP
N = 1	BMI	2B	BPL	2A
Z = 1	BEQ	27	BNE	26
V = 1	BVS	29	BVC	28
C = 1	BCS	25	BCC	24

## SIGNED CONDITIONAL BRANCHES (Notes 1-4)

True	OP	False	OP
BGT	2E	BLE	2F
BGE	2C	BLT	2D
BEQ	27	BNE	26
BLE	2F	BG⊺	2E
BLT	2D	BGE	2C
	BGT BGE BEQ BLE	BGT 2E BGE 2C BEQ 27 BLE 2F	BGT

## UNSIGNED CONDITIONAL BRANCHES (Notes 1-4)

u	NSIGNED	CONDITION	AL DUAL	ICHES HAD	100 1-41
	Test	True	OP	False	OP
	r>m	BHI	22	BLS	23
	r≥m	BHS	24	BLO	25
	r = m	BEQ	27	BNE	26
	r≤ m	BLS	23	вні	22
	1 / m	RIO	25	RHS	24


- All conditional branches have both short and long variations.
   All conditional branches are 2 bytes and require 3 cycles.
   All conditional long branches are formed by prefixing the short branch opcode with \$10 and using a 16-bit destination offset.
   All conditional long branches require 4 bytes and 6 cycles if the branch is taken or 5 cycles if the branch is not taken.
   5(6) means: 5 cycles if branch not taken, 6 cycles if taken.

r	INDEXED ADDRE	SSING MODE	S						
		N	ondirect				Indirect		_
Туре	Forms	Assembler Form	Post-Byte Opcode		+	Assembler Form	Post-Byte Opcode	+	+
Constant Offset From R	No Offset 5-Bit Offset 8-Bit Offset 16-Bit Offset	. R n, R n, R n, R	1RR00100 0RRnnnnn 1RR01000 1RR01001	1	0 0 1 2	defaul	1RR10100 is to 8-bit 1RR11000 1RR11001	4	1 2
Accumulator Offset From R	A – Register Offset B – Register Offset D – Register Offset	A, R B, R D, R	1RR00110 1RR00101 1RR01011	1	000	[A, R] [B, R]	1RR10110 1RR10101 1RR11011	4	000
Auto Increment/Decrement R	Increment By 1 Increment By 2 Decrement By 1 Decrement By 2	, R+ , R ++ , -R ,R	1RR00000 1RR00001 1RR00010 1RR00011	3	0	[, R + +] no	t allowed 1RR10001 t allowed 1RR10011		0
Constant Offset From PC	8-Bit Offset 16-Bit Offset	n, PCR n, PCR	1XX01100 1XX01101		•		1XX11100 1XX11101	4	1
Extended Indirect	16-Bit Address		_	-	-	[n]	10011111	5	

R = X, Y, U, or S RR: 00 = X 10 = U X = Don't Care 01 = Y 11 = S

# INDEXED ADDRESSING POSTBYTE REGISTER BIT ASSIGNMENTS


				IEG	131	En	011	ASSIGNMENTS	6809 PROGRAMMING MODEL
	Pos	st-B	yte	Re	gist	er 8	lit	Indexed Addressing	X - Index Register
7	6	5	4	3	2	1	0	Mode	
0	R	R	_	×	×	×	×	EA = R + 5 Bit Offset	Y - Index Register
1	R	R	0	0	0	0	0	, R +	Pointer Register
1	R	R	1	0	0	0	1	, R + +	U - User Stack
1	R	R	0	0	0	1	0	,- R	S - Hardware Stack
1	R	R	F	0	0	1	1	, R	3 - Hardware Stack
1	R	R	1	0	1	0	0	EA = , R + 0 Offset	PC Program Counter
1	R	R		0	1	0	1	EA = , R + ACCB Offset	Program Counter
1	R	R	_	0	1	1	0	EA = , R + ACCA Offset	A B Accumulators
	R	R	-	1	0	0	0	EA = , R + 8-Bit Offset	
1	R	R	_	-	0	0	1	EA = , R + 16-Bit Offset	
1	R	R	1	1	0	1	1	EA = , R + D Offset	Ď
1	×	x	1	1	-	0	0	EA = , PC + 8-Bit Offset	
1	×	X	-	1	1	0	1	EA = , PC + 16-Bit Offset	DP Direct Page Register
1	R	R	1	1	1	1	1	EA = [, Address]	E F H I N Z V C CC - Condition Code
į		ا <i>لم</i> م 		on't	Ca	YC 		- Addressing Mode Field - Indirect Field (Sign bit when b7 = 0) - Register Field: RR 00 = X 01 = Y 10 = U 11 = S	Carry-Borrow Overflow Zero Negative IRQ Interrupt Mask Half Carry Fast Interrupt Mask Entire State on Stack





## ORDERING INFORMATION


The table below horizontall		Pa	Device ackage le suffix	combi	nations	for paci	cage, of	- Oper	ening le . temp. : temper		nd scree	ming
DEVICE	PACKAGE					OPER. TEMP			SCREENING LEVEL			
	С	J	P	E	FN	L*	٧	М	Std	D	G/B	B/E
EF6809E (1.0 MHz)	•	•	•		•	•			•			
	•	•					•		•			
	•							•	•		•	•
		•	Ĭ					•	•		•	
EF68A09E (1.5 MHz)	•	•	•			•			•			
	•	•					•		•		<u> </u>	<u> </u>
	•							•	•		•	•
		•	Ī					•	•	L	•	<u> </u>
EF68B09E (2.0 MHz)	•	•	•			•			•			
	•	•	Ī				•	<u> </u>	•		•	<u> </u>
Examples : EF6809EC, E	F6809ECV	, EF68	09ECM									
Package: C: Ceramic I Oper. temp.: L*: 0°C: Screening level: Std:	to + 70°C,	V: -	40°C to : NFC	+ 85 96883	°C, <b>M</b> : level D	– 55° ,	C to +	125°C			omitted	

## PHYSICAL DIMENSIONS









1-189

This Material Copyrighted By Its Respective Manufacturer